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ABSTRACT 
We have designed and built a new type of self-routing non-buffering ATM 
switch for broadband network The new ATMswitch can be used alone or with existing 
network. The main goal of this work is to build a high data rate ATMswitch with stan-
dard technology. We have achieved this goal with a unique parallel pipe-line architec-
ture. Test results have indicated a data throughput of 10.24 Gb/s with a system clock 
running at 20 MHz. 
The basic building block of this new ATM switch is a 64x128 switch. Higher 
order switch can be built with multiple of this basic building blocks. For example a 
512x1024 switch can be built with eight basic building blocks. We have further parti-
tioned the basic building block into Module 'A，and Module 'B ,，because of design and 
fabrication limitations. In this report, we will only discuss the work on Module 'A，. 
We have designed Module 'A，with a pipe-line architecture clocking by a two 
phase clock to reduce process time and circuit complexity. The design was fabricated 
with a standard one micron N-well CMOS technology. The die area of Module ‘A ’ is 
7x7 mm2 with approximately 120,000 transistors. The test chip is packaged with a 60 
pins plastic lead chip carrier. The maximum operating frequency at room temperature 
is 20 MHz. Power consumption is equal to 131 mW at room temperature measured 
with a system clock of 12.5 MHz. 
• 1 
A C K N O W T . E D G M E N T S 
I would like to thank my supervisor, Dr. Chan Cheong-Fat for his whole-hearted super-
vision in the past two years. I also acknowledge Prof. Li Shuo-Yen Robert of Depart-
ment of Information Engineering, The Chinese University of Hong Kong, for his 
continued explanation about his ATM switching system. All the colleagues in ASIC/ 
VLSI Laboratory support me in various aspects. In particularly, I would like to thank 
my parents for their continued support and care. 
Finally, I truly hope to thank my Lord Jesus Christ for His enriching grace. May 
all the glories and praises be back to God! 
\ 
• • 11 
CONTENT 
1. INTRODUCTION 1 
2. ASYNCHRONOUS TRANSFER MODE SWITCHING 4 
2.1 Transfer Modes 4 
2.1.1 Circuit Switching 4 
2.1.2 ATM Switching 6 
2.1.3 Packet Switching 8 
2.2 Different Types of ATM Switching System 8 
2.2.1 Central Control Type 9 
2.2.2 Self-Routing Type 9 
2.3 Self-Routing Non-Buffering ATM Switching Node 10 
3. FUNCTIONAL DESCRIPTION 
OF MODULE ‘A’ 16 
3.1 ATM Cell Format 17 
3.2 Concentrator 17 
3.3 Routing Cell 19 
4. PHYSICAL STRUCTURE OF MODULE ‘A’ 23 
4.1 Clocking Scheme 23 
4.2 Concentrator 25 
4.2.1 2-by-2 Sorter 25 
4.2.2 Input Framer 30 
4.2.3 Data Buffer 38 
4.3 Routing Cell 38 
4.3.1 Type I Router 39 
4.3.2 Type II Router 42 
4.4 Block By-Passed Function 43 
5. SIMULATION AND TEST 48 
5.1 Computer Simulation 48 
5.2 Actual Chip Testing 53 
5.3 Measurement Results 55 
5.3.1 Functionality 55 
5.3.2 Maximum Clock Frequency 60 




6. CONCLUSION 63 
A. BRIEF HISTORY OF ATM SWITCH 65 
ARCHITECTURE DEVELOPMENT 
B. BIBLIOGRAPHY 66 
C. A N-WELL CMOS PROCESS 70 
D. CADENCE DESIGN FLOW 73 
E. VERILOG SIMULATION PROGRAMS 77 




I n recent year, multi-media facilities, such as CD-ROM, have been 
available for computer system. This signals the beginning of the third 
important revolution in human history, Information Revolution. 
The idea of multi-media will be actualized anywhere in the world 
in the coming decade. Some interactive services have now been available, 
such as home-banking, home-shopping, video-conference, and video-
telephony etc. However the quality of these services are limited by exist-
ing telecommunication system，which is not very suitable for broadband 
communication. For completing actualization of providing multi-media 
services, a real broadband network, which provides very high throughput 
[1] is needed. 
After CCITT (Consultative Committee on International Telephony 
and Telegraphy) has recognised Asynchronous Transfer Mode^ [2] 
(ATM) as the transfer mode for the future Broadband Integrated Services 
Digital Networks (B-ISDN) in 1987 [3], different areas of ATM have 
been intensively researched in the past few years. The number of litera-
ture talking about ATM is uncountable. Undoubtedly, ATM has been the 
superstar in the field of telecommunication. 
The reason that ATM is chosen as the transfer mode for future B-
ISDN is that it can provide more advantages than other transfer modes. 
Two of the main advantages of an ATM are: 
1. Asynchronous Transfer Mode is the official name used by CCITT (former of ITU). In 80s, it 
was also called Fast Packet Switching and Asynchronous Time Division. 
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First, it can make system resource utilization rate much higher. Traditional Time 
Division Multiplex (TDM) system [2], which is a type of circuit switching [1], system 
resources are wasted if any channels are idle. However, in an ATM system, an ATM 
packet is sent only if the 48-byte information field of an ATM packet is fully filled. 
Second, in broadband network, the bandwidth of different service is different, 
from very low to very high. If circuit switching is adapted, the highest bandwidth 
should be chosen to design the whole system. Obviously, this will waste the system 
resources because most of the services do not utilize the full system bandwidth. ATM 
can provide a simple solution to the bandwidth problem by generating more or less 
ATM cells according to the requirement of the bandwidth. A summary of ATM switch 
development is listed in App. A. 
In this project, a new scalable self-routing non-buffering ATM switch is pro-
posed for building a 512 x 512 broadband ATM switching node [4]. The ATM switch 
is constructed with two basic building blocks named Module 'A' and Module ‘B，. We 
can also build a switch system which is larger than 512x512 with a simple modifica-
tion of the basic design. For example, a 2048 x 2048 switching node can be built with 
256 basic blocks. 
This is a joint-departmental project, the researchers at the Department of Infor-
mation Engineering of The Chinese University of Hong Kong designed the top level 
system; and the author coverted the system level design into a VLSI chip. The com-
plete design process includes design, simulation, layout and testing, will be discussed 
in the following sections. 
The basic ATM switch is built with a banyan network [5], one of the implemen-
tation methods for space division switching. Since the routing network of the ATM 
switch is very complicated, we have partitioned it into 2 chips, Module 'A' and Mod-
ule 'B'. In this report, we will concentrate on Module 'A' [6] which is designed with 
2 
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Standard cell, l^im CMOS technology^ It consists of approximately 120,000 transis-
^ tors and occupies a die area of 7x7 mm . 
For the content of this report, chapter 2 describes the basic knowledge about the 
different switching system and the operating principle of the proposed ATM switch. It 
will be followed by the description of functionality of Module ‘A，in chapter 3. The 
physical structures including some optional features in the proto-type Module ‘A，are 
discussed in chapter 4. The simulation and testing results of Module 'A' are reported 
in chapter 5. Finally, chapter 6 gives the conclusion of this project. 





.A^synchronous Transfer Mode is an information transferring technique 
that a packet is generated and transferred only when information is avail-
able. There are two types of information packet, Variable Length and 
Fixed Length [5]. The name of ATM cell was adopted in 1988 in order to 
indicate a fixed length ATM packet. 
This type of switching technique is different than the existing Cir-
cuit Switching and original Packet Switching [7]. In this chapter, basic 
knowledge about ATM will be described by means of presenting the dif-
ference between ATM switching, Circuit switching and Packet switching. 
In addition, different types of ATM switching system and background 
information about the research are also described. 
2.1 Transfer Modes 
2.1.1 Circuit Switching 
Circuit Switching has been used for a long time. It is based on Synchro-
nous Time Division Multiplex (STDM) [7]. In the model for circuit 
switching shown in Fig. 2-1，there are four double-decker buses which 
are ready at terminals 1 to 4. On the right-hand side, there are four corre-
sponding destinations, 1 to 4，which correspond to each individual termi-
nal. Between the terminals and destinations, only a one-way road is 
provided. It is very interesting that the road can ‘switch，for each bus ter-
minal, like switch rail. When the road is ready for a terminal, the bus 
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must depart the terminal regardless of the number of passengers in the bus. 
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FIG. 2-1 Model for Circuit Switching 
According to the characteristics of the model, we would find that the control for 
circuit switching is quite simple. The only work to be done is to rotate (connect) the 
road (communication media) to each terminal (channel) one by one. However, it suf-
fers from the waste of system resources. Since the road, as the most important 
resource in the model, must be set for a bus at each terminal, the resource will be 
wasted if the bus is not full or even empty. 
Let us use a TDM (Time Division Multiplex) telephone system as an example 
of circuit switching. In Fig. 2-2，a multiplexed signal frame is shown. There are 4 
channels which are corresponding to the 4 buses in Fig. 2-1. Since the bandwidth of 
transmission medium is particularly designed for audio communication, the system 
resource can be fully utilized if there is voice signal transmitted from the channels. 
However, if a channel, say channel 2，is idled, the transmission medium will be 
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wasted within time slot 2. It is because only signal carrier is transmitted under this sit-
uation. 
channel 1 channel 4 channel 3 channel 2 channel 1 
\M H ^ H ^ H ^ • 
_ time slot 4 slot 3 slot 2 slot 1 
FIG. 2-2 A Multiplexed Signal Frame in TDM Svstem 
Besides idling channels, circuit switching also suffers from its inflexibility in 
applying to broadband services. Since the bandwidth ofbroadband services are differ-
ent, from very low to very high, if circuit switching is adapted in broadband service, 
the highest bandwidth should be chosen to design the whole system. This will waste 
large amount of system resources because the bandwidths of majority of the services 
are below the system bandwidth. 
2.1.2 ATM Switching 
Instead of buses in the model for circuit switching (Fig. 2-1)，mini-bus^  is used in the 
model for ATM switching shown in Fig. 2-3. In addition, there are many paths con-
necting all the terminals and destinations. The arrows in the model are used to indi-
cate the route for each mini-bus at certain moment. 
The first characteristic of this model is that the capacity of minibus is smaller 
than that of bus. Mini-bus can leave the terminal whenever it is full of passenger, 
which is easier to happen. Second, a mini-bus can go to its destination through the 
path according to the prior reservation. 
1. The description about the mini-bus in the model is according to the situation of private mini-bus in Hong Kong. 
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FIG. 2-3 Model for ATM Switching 
According to the described, the resource utilisation ratio is much higher than 
that in the model of circuit switching. It is because the mini-bus leaves the terminal 
only if it is full of passenger, and the road is shared by all the mini-buses. 
In practical, a mini-bus in the model is corresponding to an ATM cell. The for-
mat of the ATM cell has been standardized as shown in Fig. 2-4. 
In ATM switching system, an ATM cell is transmitted only when the cell is 
filled with all 48-byte of information. Thus, the problem of transmitting idling chan-
nel in circuit switching can be eliminated. ATM switching system also solve the prob-
lem of different bandwidth broadband service. It will generate more ATM cells [8] for 
higher bandwidth, or less ATM cells for lower bandwidth. 
48-byte Payload 5-byte Header 
FIG. 2-4 ATM Cell Format 
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On the other hand, ATM switching network is not a one-line system. It is a 
multi-path system as shown in Fig. 2-5. For this configuration, the system resources 
can be utilized in optimal way by suitably assigning different paths for different ATM 
cells. 
ATM switching node 
/ ^ [ A ^ _ _ _ _ w ^ 
starting point ^ j \ ^ j 
: : ' : : [ B ] " ^ ^ ^ V ^ ^ ^ ^ ^ ^ ^ ^ % 
/ ^ ^ ^ _ ^ ' ^ ^ ^ ^ ^ ^ i : u ^ ^ y ^ ^ " ^ destination 
( ^ ^ : : : ^ ； ^ ^ ； ^ ^ ^ ^ ^ ^ ^ 囚 
FIG. 2-5 ATM Switching Network 
Certainly, the flexibility of an ATM switching is in the expense of a complicated 
control system. The control and routing of an ATM switching is usually much more 
complicated than circuit switching. 
2.1.3 Packet Switching 
Basically, Packet Switching, e.g. X.25, is similar to ATM switching. But packet 
switching provides variable-length packet transmission. Since it was designed in 
1960s, when the quality of transmission medium was not very good at that time, com-
plex protocols were used to maintain the acceptable reliability. However, this complex 
protocol limits system throughput. 
2.2 Different Types ofATM Switching System 
Basically, there are two main types of ATM switching system. They are Central Con-
trol Type and Self-Routing Type. 
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2.2.1 Central Control T^pe 
As shown in Fig. 2-6，a computer is used to decode the header of an input ATM cell 
and activate appropriate switching elements. The advantage of this type of system is 
that it is very flexible. Any change in switching algorithm can be easily achieved by 
changing the control software of the computer. 
However, a major drawback of a central control type system is that an extra 
computer is needed at each node which will indicate the cost of the system. 
• Switching Computer • Elements 
p ^ 
ATM Cell 个 
FIG. 2-6 Central Control I^pe ofATM Switching System 
2.2.2 Self-Routingiype 
In a self-routing system, all the decoding work and switching are performed by the 
switching element itself. The algorithm is set in form of hardware, which it cannot be 
changed after manufactured. This is the major drawback of a self-routing system. 
Although the flexibility of this types of system is less than that of the central 
control type, the advantage of its smaller size is very attractive. For the future B-
ISDN, a large ATM switching node is required. The smaller size of ATM switch can 
make the size of ATM switching node much smaller. 
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2,3 Self-Routing Non-Buffering ATM Switching Node 
The Self-Routing Non-Buffering ATM Switching Node proposed by the Department 
of Information Engineering of The Chinese University of Hong Kong [4] is shown in 
Fig. 2-7. The size of this switching node is 512 x 512. 
Outputs 
E : : 1 / ^ ^ ^ ^ ^ ^ 7 ^ t = I ^ 16-by-8 1 ^ 0 
0 ( group 0 16 ’ Switch ———7 
自 < 7 ^ z i ^ 
. ~ ^ 8 _ output ； 16-by-8 ‘ A Self-Routing , . ^ . , I , . • Non-Buffering group 1 16 • Switch 15 ； ATM Switch J ； with 512 External 广 _ Inputs and ^ ^ ： 64 Extemal ^ | _ 1 
： Output Groups output _ ^ 16-by-8 “ ~ 
5Qg ‘ group 2 16 ’ Switch — ——2 3 
5 0 9 ： ^ ： 
5 1 0 ： ： 
5 1 1 ： 、 1 • 
, ~ 5 0 4 \ output ： 16-by-8 ； 
\ ^ ^ group 63 16 ’ Switch — ——51 1 
FIG. 2-7 Block Diagram of 512x512 Self-Routing Non-Buffering ATM Switching Node 
The 512x512 ATM Switching Node is constructed with a512xl024 self-routing 
non-buffering ATM switch and sixty-four 16-by-8 switches as shown in Fig. 2-7. The 
sixty-four 16-by-8 switches are used to decode the 1024 outputs of the ATM switch 
into 512 outputs to form a 512x512 switching node. The 512x1024 ATM switch con-
sists of eight basic ATM Switch Blocks (ASBs) as shown in Fig. 2-8. There are a total 
of 1024 outputs from eight ASBs. Each "PLY" output of a ASB block contains two 
output channels from each of the sixty-four output groups shown in Fig. 2-7. For 
example, the 128 outputs from ASB1 contains output channels 1 & 2 of output group 
0 to group 63. 
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II: Internal Input ^ ^ 
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ASB: ATM Switch Block T 
FIG. 2-8 512x1024 Self-Routing Non-Buffering ATM Switch 
For clear understanding, the sorting algorithm of the system for packet 
addresses must be known. For 512 ports, 9 address bits are needed. In the following 
explaination, let us assume that the address bits be ABCDEFGHI. In the system, the 
3 least significant bits (LSB), GHI are decoded by the 16-by-8 external switches and 
the remaining address bits, ABCDEF are decoded by the ATM Switch. The sorting 
algorithm of one ASB for the six address bits are shown in Fig. 2-9. 
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sixty-four 16-by-8 switches 
one ASB ^ ^ 
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• i A 
ABC DE F 
FIG. 2-9 Sorting Algorithm of one ASB with Six address Bits 
Basically, the sorting algorithm is like the partial decoding technique of mem-
ory address used in microprocessor system. The 3 most significant bits (MSB), ABC 
are first decoded into 8 groups. Then the next two address bits, D & E are decoded to 
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four sub-groups. Finally, the last address bit, F is decoded into two duplicated sub-
groups, two Active-0 and two Active-1. The duplication of the two sub-groups is to let 
the switching network be able to handle two packets with identical address. Active-0 
output is for an active(non-idle) packet with F = 0; active-1 output is for an active 
packet with F = 1. Upon the process of successive partial decoding, in one ASB, there 
are two outputs for each output group of the ATM Switch shown in Fig. 2-7, or totally 
128 outputs. 
We need eight ASBs to build a512xl024 switching switch. A block diagram of 
one ASB is shown in Fig. 2-10. It is dual-link version of the 64x64 divide-and-con-
quer routing network [4]. The stages 1 to 6 are used to decode the six address bits A to 
F respectively. Since the routing network is too complicated, it is modularized into 
two chips named Module 'A' and Module 'B'; and the partitions are also shown 
(However, concentrators^ in Module 'A' are not drawn for simplication). Thus, there 
are eight Module 'A' and eight Module 'B' chips. The detailed block diagrams of 
Module ‘A，and Module 'B', are illustrated in Fig. 2-11. 
After understanding the architecture of the switching node and the sorting algo-
rithm, we can now explore the basic operating principle of the ATM switch. Let us go 
back to the ATM switch shown in Fig. 2-8. Assume a packet P1 having destination 
address 100110100 (ABCDEFGHF) comes to one of the sixty-four external inputs of 
ASB 1. P1 can be routed to the PLY output of ASB 1 only if the following two condi-
tions are both satisfied. The first condition is that P1 has to reach the output of con-
centrator. The second condition is that no more than one other packet, coming from 
the outputs of concentrators, has destination address 100110xxx, . It is because for 
one ASB, there are only two outputs at port PLY (See Fig. 2-9) for one particular 
address (only first six address bits are considered). 
1. Concentrator is used to 'concentrate' 8 active packets from the totally 12 inputs of the concentrator. However, 
Internal Inputs have higher priority over External Inputs. It means that if there are 8 active packets at the inter-
nal input, no any active packet coming from External Input can be reached the output of the concentrator. The 
detailed description about the concentrator is given in Sec. 3-2. 
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FIG. 2-10 Dual-Link Version of The 64x64 Divide-and-Conquer Routing Network 
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FIG. 2-11 Modularization of The Routing Network into Chips 
However, if the first condition is not satisfied, it means that there are eight active 
packets or more coming from the internal input. Under this situation, seven times of 
chancel are still given to P1 to reach the output of concentrator. Certainly, if P1 can 
not be routed to the output of the concentrator after seven times, it will be dropped 
from the system. 
On the other hand, if the first condition is satisfied but not the second condition, 
it means that more than two packets have the same destination address 100110xxx. 
Under this situation, P1 will be routed to the Internal Output (IO) of the ASB1. For 
ASB2, P1 comes from Internal Input (II) which has higher priority. Thus, the first 
condition must be satisfied in ASB2. For the second condition, the situation is the 
same as that in ASB1. If it is still not satisfied, the same process described in this par-
agraph will be repeated until either P1 can reach one output at port PLY of any ASB, 
or P1 is lost if the second condition is still not satisfied in ASB8. 
Although there is a possibility that the packet will be lost, based on the system 
simulation performed by the Department of Information Engineering [4], the rate of 
packet loss of the ATM switching node is as low as 10'^^. 
I 





I n this chapter, the functions of all building blocks of Module ‘A，will be 
described. 
Inside Module 'A', there are two main parts as shown in Fig. 3-1. 
They are CONCENTRATORS and ROUTING CELLS. The concentrator is 
to ‘concentrate’ 8 active channels from 12 input channels and connect 
them to its outputs. The routing section is to route the concentrated out-
puts to the appropriate output ports. 
卜 、 R 0 uting C ells 
E X te rnal ^ - s ^ 
Inputs — ^1 , 、 y >^ ^ >^  
! ~ i ^ X j ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ J 
^ ¾ / ^ " ^ " ¾ ^ ^ ; 
E x t e r « a l ^ \ ^ /¾/¾ 
Inputs — ^ 广 、 广 N j 7 \ W \ V ^ N M 
u = ! 3 ^ C ^ 
r u » 
n t ^ — —— ” ^ ^ > ^ _ ^ = L _ J = ^ ^ 
FIG. 3-1 Block Diagram of Module ‘A， 
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3,lATMCellFormat 
The ATM cell format shown in Fig. 2-4 is a generic format. In this research, the 48-
byte payload is defined as in Fig. 3-2. 
Data Bits Address Bits A 5-byte Header 
A = Activity Bit 
FIG. 3-2 Specific ATM Cell Format 
The first section of the ATM cell is still a 5-byte header, which includes global 
routing information such VCI (Virtual Channel Identifier) and VPI (Virtual Path Iden-
tifier) [7]. The second section consists of a single activity bit. A logical ‘0’ activity bit 
indicates that the channel is idle; otherwise, the channel is active with a packet in the 
channel. The section following the activity bit contains 9 address bits which represent 
the address of the output port. The last section contains 374 bits of data. 
The activity bit plays a very important role throughout the operation of Module 
'A'. The operation of concentrator and routing cell mainly depends on the value of this 
bit. 
3.2 Concentrator 
The block diagram of a concentrator is shown as Fig. 3-3. Each concentrator has 
4 external inputs, 8 internal inputs, and 8 outputs. The concentrator is to select 8 
active packets from 12 input channels, and then outputs them to the routing section. 
However, the architecture provides the internal inputs with a higher priority over the 
external inputs. Thus, if there are 8 active packets coming from the internal input, 
none of active packet coming from the external inputs will be selected�I ts basic 
building blocks are type I 2-by-2 sorter, type II 2-by-2 sorter, data buffer, and input 
1. For the system description, please refer to Sec. 2-3. 
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framer. The data buffer is consisted of D-type flip-flop only. It is used to perform tim-
ing alignment for output signals at different stage. 
The state table and symbol of the sorters are shown in Fig. 3-4. 
n^  = Liput Framer I = Type I Sorter II = Type E Sorter B = Data Bufifer 
~ ^ ~ ~ n 
二 ：： '::^=^H^=^j4H^lf^^=^^ 
’ I I I I B J n nn ~ I 1F I L _ _ h . A r L_ |_| |JLj I I I I I pl n 
二 j\^ b | j n p ^ ^ )^iI^=^-— 
= I P I DFT^"l^ | j I ffiT^"Kl ° l-.i 
aa^_B . _^ J • — • - _ >^ -^^ -^ I I" 1 一 — 
I ] � I I B B B —_._l-^H l-i^ K_^  — — 1 
_ j hHj ^h L^ij _ _ r ^ ~ h 
I 1-, I � - � I B B B l_Iz 
FIG. 3-3 Block Diagram of Concentrator 
A Outlet ‘0， ^ • • Outlet ‘0， 
B Outlet 'V B_.!；-• = •；!. Outlet ‘1， 
C3 C3， C3 C3， 
FRAME FRAME， FRAME FRAME， 
(a) (b) Switching Switching Present Position Position Next Sorter (TVpe I (Type II Sorter FRAME Status C3 A B Sorter) Sorter) Status 
i X 0 X~~X~~B^ B ^ Unlatched 
X Unlatched 1 0 0 Unchanged Unchanged Unlatched 
(c) X Unlatched 1 0 1 Bar Bar Latched 
X Unlatched 1 1 0 Cross Cross Latched 
X Unlatched 1 1 1 Unchanged Bar Latched 
X Latched X X X Unchanged Unchanged Latched 
FIG. 3-4 (a) Sorter in “Bar’ Status (b) Sorter in ‘Cross Status (c) State Table of Type I & 11 2-by-2 Sorters 
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The switching position of the 2-by-2 sorter is based on the activity bit, which is 
input to the inputs A and B and recognized by C3, of each input packet. In Fig. 3-4， 
the signal FRAME is used to indicate that a new ATM packet is coming. C3 is a local 
clock signal for the activity bit. Based on the state table in Fig. 3-4(c), the sorter will 
latch into either a ‘Bar’ or ‘Cross’ position as shown in Fig. 3-4(a) and 3-4(b). Once 
the position is latched, the switching position will not be changed until the status of 
sorter is reset by the next FRAME. In the ‘Bar’ position, the sorter is in a 'shoot-
through' mode with input A and B connected to output 0 and 1 respectively. In the 
‘Cross，position, the sorter acts like a cross point switch with input A and B connected 
to output 1 and 0 respectively. 
As shown in Fig. 3-3’ each external input is connected to an Input Framer (EF). 
The main function of the Input Framer is to copy and duplicate the activity bit and the 
first six address bits seven times as shown in Fig. 3-5. The purpose of these extra 
address bits and activity bit is for the total of eight trials of routing described in Sec. 
2-3. 
- ^ - 9 b i t s ~ ~ • 
Data Bits Address Bits A 5-byte Header 
(a) 
3 bits 6bits 6bits 6bits 
Data Bits | Addr| A|Addr[^ | Addr| A |Addr |A | H e a d ^ 
^ seven times ^ 
(b) 
FIG. 3-5 Address Duplication by Input Framer (a) Original Packet before entering IF (b) Packet after entering IF 
3.3 Routing Cell 
As shown in Fig. 3-1，there are twelve routing cells in Module 'A'. Each routing 
cell has four inputs and four outputs; and it is consisted of two type I routers and two 
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^^^^^^mmmmmim^^^^mm^mmmm^^^mi^m^m^m^^^^mmmmmmmmmmmmmK^^mm^ma^^am^^^^mm^mi^^^m^m 
type II routers as shown in Fig. 3-6. For simplicity, all the clocking signals are omitted 
and only channel lines are drawn. The state table of the type I and II routers are shown 
in Tbl. 3-1. The routing algorithm of the routers are similar to that of the 2-by-2 sorter 
in the concentrator. The difference is that the switching position is based on the activ-
ity bit and the first address bit. 
Type I Type II 
Router Router 
^ ^ ^ Q = i 
TypeI ^ j ^ TypeII Router / \ Router ： 
‘ 
FIG. 3-6 Intemgl Strpcture ofRouting C^U 
F 
R 
A Present Present Next Next 
M Router Switching Switching Router Modified Modified 
E Status Position C3 AO A1 BO B1 Position Status AO BO 
~ X X 0 X X X X Unchanged~~Unlatched - -
X Unlatched X 1 0 X 0 X Unchanged Unlatched 0 0 
X Unlatched Bar 1 0 0 1 0 Cross Latched 0 1 
X Unlatched Cross 1 0 0 1 0 Cross Latched 0 1 
X Unlatched Bar 1 0 0 1 1 Bar Latched 0 1 
X Unlatched Cross 1 0 0 1 1 Bar Latched 0 1 
X Unlatched Bar 1 1 0 0 0 Bar Latched 1 0 
X Unlatched Cross 1 1 0 0 0 Bar Latched 1 0 
X Unlatched Bar 1 1 1 0 0 Cross Latched 1 0 
X Unlatched Cross 1 1 1 0 0 Cross Latched 1 0 
X Unlatched Bar 1 1 0 1 0 Unchanged Latched 1 0 
X Unlatched Cross 1 1 0 1 0 Unchanged Latched 0 1 
X Unlatched Bar 1 1 1 1 1 Unchanged Latched 0 1 
X Unlatched Cross 1 1 1 1 1 Unchanged Latched 1 0 
X Latched X X X X X X Unchanged Latched - -
TBL. 3-1 State Table of Tvpe I and II Routers 
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In addition, the type I and II routers will modify the activity bit as shown in Fig. 
3-7 and Fig. 3-8. This will happen only if there is contention. For example, in Fig. 3-
7(c), the switching position of the router is bar. Since both the activity bits are ‘1’ and 
the address bits are same, the switching position will remain unchanged (See Tbl. 3-
1). Under this situation, only the packet at channel B can correctly reach its destina-
tion. Thus, the activity bit of channel B is not modified and remained to be ‘1，. How-
ever, the packet at channel A is mis-routed. Thus, the activity bit of channel A is 
modified to be ‘0’ for indicating that the packet is now a non-activating packet until 
next round (See Sec. 4.2.2). 
…八1八0 | - A i A o …Ai An [ 1 - ^i Bp 
� 、 .^-""‘ 一 
…BjJ^ ".BlBo … B j J ^ _ , z � ^ � I ... A, An 
(a) (b) 
A 
...11 I... 10 ... 11 [ 1... 10 �— ^^-  z �-<<"^_ 
...11 ... 11 ... 11 ^ � …11 一 _ _ • 一 、 
B , � 
(c) (d) 
FIG. 3-7 Tvpe I Router in Different State (a) in Bar Position (b) in Cross Position (c) in Bar Position with Contention (d) in Cross Position with Contention 
- C B A 1 � |吣€81 ... CBA1 ... ZY1 — ——— � — 
…ZX^ j^^  - Z Y 1 …ZYX1 二 � < 二 , ...CB1 
(a) (b) 
A 
. . . o i i � !••• 00 …011| …10 — — _ — • 、 一 
� � z z 
...111 ... 11 ... 111 ^ z � � ...01 
^ ^ ^ ^ ― 一 — — • ^mmm • _^w^ _^ ^^ _ ^ ^ ^ ^ ^ ^ _ _ 一 、 _ , _ ^ ^ , ^ _ 
B (C) (d) 
FIG. 3-8 Tvpe n Router in Different State w i t h Removing The First Address Bit (a) in Bar Position (b) in Cross Position (c) in Bar Position with Contention (d) in Cross Position with Contention 
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The difference between type I and type II router is that type I router only per-
forms switching and modifying activity bit, while type II router not only performs 
these tasks, but also removing the first address bit of the input packet. The removing 
action can be illustrated in Fig. 3-9^ 
3rd packet 1st packet 
..NMLX.JHGO..CBAO Type II ..NMlAm..CBO 
2nd packet R o u t C r ^x 
FIG. 3-9 The Removing Action for 1st Address Bit Taken bv Tvpe II Router 
In this figure, only one channel input and output are shown. Let us assume the 
input contains three packets with address ABC for the 1st packet, GHI for the 2nd 
packet, and LMN for the 3rd packet as illustrated in Fig. 3-9. For the 1st packet, at the 
beginning of a frame, type II router removes the first address bit anyway. When the 
activity bit is ‘0，，the packet is treated as a non-activating packet or idle packet. Non-
activating packet is the packet which is mis-routed in previous stage. Idle packet is 
packet which contains no information. In our example, it is assumed that the first two 
packets are idle. The type II router will pass 1st and 2nd packets and remove the first 
address bits of each packet as illustrated in Fig. 3-9. The 3rd packet with an activity 
bit of “1” indicates activating packet. The type II router will route the packet to the 
corresponding output and also remove the first address bit L. The process of removing 
operation will be repeated throughout the transmission in global ATM network until 
all address bits are removed which indicates that the packet has been correctly routed 
to its final destination. 





PHYSICAL STRUCTURE OF 
MODULE ‘A， 
_ V^odule ‘A，is designed with a l^m CMOS standard cell technology� 
We have used a pipeline architecture [10] with two-phase clock to sim-
plify the design and improve the speed. Upon the specifications described 
in chapter 3，all building blocks are designed. The block and schematic 
diagrams of the 2-by-2 sorters, input framer, and the routers will be 
described in this chapter. In addition, the clocking scheme will also be 
discussed. A complete set of schematic diagrams of Module 'A' are listed 
in App. D. 
4.1 Clocking Scheme 
The two-phase clock signals [11] shown in Fig. 4-1 are used to clock 
alternate blocks of the pipeline. It can be illustrated in Fig. 4-2. The 
arrows are used to indicate the triggering edges of the D-type registers 
connecting between any two blocks in Module 'A'. All the registers are 
triggered at positive edge. The period between edges 1 and 2 is defined as 
the processing time for all the blocks in odd stages, whereas that between 




伞2 ODD“EVEN ODD“EVEN O D D ^ 
FIG. 4-1 Two-phase Clocking Scheme in Module “A， 
1. The standard cell library used is provided by manufacturer ES2 in France. 
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~ ~ • 1 ——• 2 ——• 3 ~ ~ • 
^ — ^ i H S H 
(|)1 伞2 中1 
FIG. 4-2 Pipeline Driven bv a Two-Phase Clock 
CLK 0 • — — ^ ^ ^ > 0 0 ¢ 2 
——P>0 [ > 0 0 ¢1 
FIG. 4-3 Two-Phase Clock generated bv Two Inverter Chains 
¢ 1 _ j ~ ] ^ f ~ ] L J ~ " _ _ 
¢2 ^ | | _ j n L j n _ J " 
_ ^ 丨 一 
I ‘ 
FIG. 4-4 Clock Misalignment at The Output of Two Inverter Chains shown in Fig. 4-3 
In the circuit level, clock signals ¢1 and ¢2 are obtained by two inverter chains 
as shown in Fig. 4-3. The input clock signal CLK is an external input. Since Module 
'A' is implemented with standard cell, we cannot make the propagation delay of this 
two paths equal, because in standard cell design, the width-to-length ratio [11] of all 
the cell elements is fixed and can not be changed. Thus, the resulting output of the 
two-phase clock is like the waveforms shown in Fig. 4-4. At denotes the time differ-
ence between the two clock edges caused by propagation delay. 
Fortunately, the maximum time difference is apparently equal to the propaga-
tion delay of one inverter, which is about lns. Since the period of clock signal in Mod-
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ule 'A' is much longer than At, thus we can ignore the delay between the two clock 
edges. 
4.2 Concentrator 
4.2.1 2-by-2 Sorter 
4.2.1.1 Block Diagram 
The block diagram of a Type I sorter in even stage is shown as Fig. 4-5. The dif-
ference between type I sorters in odd stage and even stage is that the output registers 
of the sorter in even stage is clocked by (j>l, whereas those in the odd stage is clocked 
by (|)2. In addition, the combination logic in the Switching Determination Logic 
(SDL) between odd and even blocks are different according to the state table shown in 
Tbl. 3-1. 
^ > > 
5» ^ ^ A Switchu^  Oitput 
_^  I EUnrnt Registers Switchmg B Determination ^ __i__^ Lo^c 
~ ~ ^ ^ ~ ~ 
II > > 
II > ^ C3 FRAME jc~~ I 4>i 
FIG. 4-5 Block Diagram of Tvpe I Sorter in Even Stage 
Let us assume that a group of signals shown in Fig. 4-6 appear at the inputs of 
the sorter. At the beginning of a frame, FRAME pulse appears. This pulse will initial-
ise the SDL. When activity bits of channels A and B arrive, SDL determines next 
switching position, ‘bar’ or ‘cross，. In our example, the activity bits ofchannels A and 
B are ‘1，and ‘0，respectively. According to the state table in Fig. 3-4(c), the switching 
position should be 'cross'. Thus SDL will send a ‘cross，signal to the switching ele-
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ment and the switching element will switch to a ‘cross，position. In addition, SDL 
will latch the switched position until next FRAME pulse appears. 










FIG. 4-6 Timing Diagram for Illustrating the Example in Sec. 4.2 for Tvpe I Sorter in Even Stage 
4.2.1.2 Schematic Diagram 
The schematic diagram of Type I sorter is shown in Fig. 4-7. In the figure, dot-
ted boxes are used to show the three corresponding blocks in Fig. 4-5. The output reg-
isters are consisted of four D-type Flip-Flops (FF). The four outputs are two channel 
outputs (Q1 and Q2), C3 and FRAME signals. The additional two output registers for 
C3 and FRAME signals are for sychronization. So there is no clock skew [11] 
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PHYSICAL STRUCTURE OF MODULE ‘A’ 
The switching element consists of two 2-to-l multiplexers (MUX) (116 and 117) 
and a D-type FF. The two MUXs are controlled by the outputs of the D-type FF 115 
and they perform the actual ‘bar’ or ‘cross’ switching. 
The final and the largest block in the sorter is the SDL. The activity bits of the 
two input channels are recognized and decoded by gate 11 to gate 15. If switching 
action should be performed, a short pulse will be sent to the clock input of 115. The 
switching position is related to the activity bit of Input_A and Input_B as listed in Fig. 
4-8. As shown in the second and third rows of Fig. 4-8，output Q of 115 is the same as 
Input_A. Thus, Input_A is directly connected to the D input ofI15. 
A valid switching signal also sets the latching element 113. The changed output 
signal of 113 will disable the NOR gate 16 until 113 is reset by the input FRAME sig-
nal through the sub-block 112. 
Input_ 
Input_A B Q (ofI15) QB (ofI15) Switching Position 
0 0 Unchanged Unchanged Unchanged 
0 1 0 1 Bar 
1 0 1 0 Cross 
1 1 Unchanged Unchanged Unchanged 
FIG. 4-8 Relationship between The Activity Bit on Input A and The Switching Position 
112 is a special component which is used to separate the first and second 
FRAME signals. The system designer decides that there should be two FRAME 
pulses within a frame of data as shown in Fig. 4-9. The function of the first FRAME 
pulse has been described in Sec. 3.2. The second one is used to indicate the 8th and 
the last C3 signal. In the view of system design, there are eight C3 pulses for one 
frame. This figure depends upon the maximum number of deflections allowed (unsuc-
cessful routing) for a packet!. However, since FRAME pulse is also used to reset all 
the latching elements in Module 'A', a FRAME filter shown in Fig. 4-10 has to be 
1. See Sec. 2-3. 
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inserted in order to filter out the effect of the second FRAME pulse. In Fig. 4-10, the 
label with ending "B" is active ‘LO，signal. For example, FRAMEB is the inverting 
version of FRAME signal. The output of the filter block is shown in Fig. 4-11. 
A ^ M _ _ _ _ _ i i [ i i i S 
B . i _ _ _ _ _ I i i i I I i I f i i i i g 
C3 1 2 3 4 5 8 
FRAME 
FIG. 4-9 Timing Diagram for Showing The Relationship between C3 and FRAME 
RESETB W 1 • ——.AN2 
C3 » ^——S^~^R2 8 \——^ » FRAME_RESETB 
FRAMEB 1^  *j J � i 0 11 
RESETB C3 FRAMEB FRAME_RESETB 
0 X X 0 
1 0 0 0 
1 0 1 1 
1 1 0 1 
1 1 1 1 
FIG. 4-10 Schematic Diagram ofFRAME Filter 
C3 1 2 3 4 8 
FRAME 
RESETB 
OUTPUT FROM — FRAME FILTER BLOCK ~ ~ ~ ~ 
FIG. 4-11 Timing Diagram for Showing The Relationship between O u t P u t from FRAME Filter Block. Tnpiit FRAME Signal, and Svstem Reset Signal 
29 
PHYSICAL STRUCTURE OF MODULE ‘A’ 
4.2.2 Input Framer 
4.2.2.1 Block Diagram 
« 
As described in Sec. 4.2.1，each packet is allowed a maximum number of eight deflec-
tions to account for contention. The easiest way to keep a count of the number of 
deflections is to duplicate the first six address bits and activity bit seven times as 
shown in Fig. 4-12. Each time a packet is deflected, one group of the duplicated 
address will be removed, until all eight groups of address have been removed and the 
packet will be dropped from the system. We use an input framer block to copy and 
duplicate address bits seven times. Assume that a packet enters the 512x1024 switch 
with a binary destination address ABCDEFGHI. Then after passing through the input 
framer, the leading bits of the packet are like the pattern shown in Fig. 4-12. 
8th group lstgroup 
…,.IHGFEDCBAl …“IHGl..FEDCBAl...FEDCBA 1 
^ Input ^ Framer 
FIG. 4-12 Address Duplication Performed bv Input Framer 
The block diagram of the Input Framer (IF) is shown in Fig. 4-13. The function 
of copying and duplicating the activity bit and the first six address bits is implemented 
with a 7-bit Loop-Back Shift Register (LBSR). A 51-bit shift register creates extra 51-
bit space for storing the incoming packet when the duplicated address groups are 
being clocked out. 
The operation of IF can be divided into three stages. First stage operation starts 
when an activity bit and address bits of a packet arrive at the DATA DSf of the IF，the 
Control Unit (CU) will send a switching command to the multiplexer (MUX), which 
will connect the output of MUX to DATA IN. At the same time, the CU also sends a 
loading command to the 7-bit LBSR to start loading the input activity bit and the first 
six address bits. In addition, the activity bit is also loaded into the 51-bit shift register. 
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Thus, at the end of this stage, the first group of address {XABCDEF) shown in Fig. 4-
12 will be available at the output of IF and the task of copying is ready to start. 
^ 7-bit Loop-Back ^ 
^ Shift Register DATA 
r ^ Output OUT 
1 — — 
Mux 
(» ^ DATA Register 
- J N _ ^ , ^ _ J ^ ^ 51-bit 




FIG. 4-13 Block Diagram of Input Framer 
At the second stage, the CU sends a switching command to the MUX, which 
will connect the output of the MUX to the output of LBSR. At the same time, the CU 
also sends a loading command to the 51-bit shift register to load the input data starting 
from the 7th address bit. To duplicate the address seven times, we need a total of fifty-
one bit of temporary buffer to store the incoming data while the duplicated address are 
being clocked out from the LSBR. We use a 51-bit shift register as a temporary buffer. 
The fifty-one bit will account for the forty-nine address bit and activity bit (7x7), one 
extra activity bit for the last three bit of address (lGHP) as shown in Fig. 4-12，and 
one extra bit which is needed to account for the timing difference between two odd/ 
even stages. As described before, all the odd stages are clocked by (j>l. Therefore, 
there is one clock cycle phase shift between the inputs of the 1st stage and the 3rd 
stage. For timing alignment, one more bit space is inserted (i.e. introduce one clock 
cycle delay). Thus, a 51-bit shift register is needed. 
At the final stage, the CU sends a switching command to the MUX for connect-
ing the output of MUX to the output of the 51-bit shift register. Thus, the copied activ-
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ity bit and the normal input data starting from the 7th address bit will be available at 
the output of IF. 
4.2.2.2 Schematic Diagram 
The schematic diagram of the IF is shown in Fig. 4-14. The detail operation of 
正 has been discussed in the previous section. In this section, we will discuss the cir-
cuits of each sub-block in JF. 
In Fig. 4-15，the schematic diagram of the CU is shown. There are four output 
control signals, two for the loading command purpose {ctl2 & ctl3) and two for 
switching command purpose (outa & outb). Basically, the control signals are derived 
from two 3-bit counters called count8 (see Fig. 4-16). One of the counter (10) is used 
to signal that the activity bit and the first six address bits have been loaded into the 
LBSR. The other counter (II) is used to keep clocking that the address has been dupli-
cated seven times. For outputting different groups of the duplicated address, the corre-
sponding switching signal is issued to the MUX and the corresponding working 
signals to suitable block (See Sec. 4.2.2.1). 
The schematic diagram of the LBSR is shown in Fig. 4-17. It consists of seven 
D-type FFs cascading together to form a loop-back register. The output of 128 is con-
nected to the input of 10 via the control of MUX21 to form a close-loop feedback 
path. 
The schematic diagram of the 51-bit shift register is shown in Fig. 4-18. It is 
constructed by cascading 51-shift registers. At the first D-type FF of this chain, the 
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4.2.3 Data Buffer 
The data buffers in Fig. 3-3 are for timing alignment only. The schematic dia-
gram of the data buffer is shown in Fig. 4-19. It consists of two to four D-type FFs 
clocked by the (j>l or ¢2 according to the stage in which it is placed. 
D _ 0 
IN1 ^ • ~ ^ • ^ O U T 1 
CK . QZ 
• > > ^ 
RESE"Z 
广 10 I I P , . ^ . , SUPPLY 
CLK 9 0 12 1 
RESETB » W z I' 
• C K 〉 3 z * 
IN2 m ^ ~ " ^ i > 0 U T 2 U DFFR ^ 
FIG. 4-19 Schematic Diagram ofData Buffer 
4.3 Routing Cell 
In the block diagram of the Module 'A' shown in Fig. 3-1, there are twelve rout-
ing cells. Each routing cell is constructed with type I and II routers as shown in Fig. 3-
6. In this section, the circuit designs of type I and II routers will be introduced. For 
their functional description, please refer to Sec. 3.3. 
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4.3.1 Type I Router 
The structure of a type I router (See Fig. 4-20) is similar to a 2-by-2 sorter. 
However, two bits (Activity Bit (bit 0) and the 1st address bit (bit 1)) are used to deter-
mine the switching position, instead of one bit (Activity Bit) in the 2-by-2 sorter. An 
Activity Bit Register (ABR) is needed for each channel input to store the activity bit. 
•中2 
r ^ R e g . A | 
L ^ 1 
r H Reg. B| 
A � ] 
— 4 ^ ^ Act iv i tyBi tRegisg-^ Switching L ^ _ ^ \ 2 ^ • ^ Determination L^Swkching _ ^ _ • 
B *• ~ Z Z Z Z ^ ^ ^ T o g i c Element Outlet '1' 
* • • Activity Bit Register ^ " • ^ ^ 
, Z I 3 " " " i U i i ~ — 
^ ^ Activity Bit Inactivating 
“ • and • 
C 3 I • ^ ^ Output Suppression ~ • — — • ! Reg, c ] - i - ^ 4 ^ e g . p | < ^ ^ Circuits Registers 
FRAME 中2丰 （^丰 • ^ 
• 2-bit Input Register • • • ~ " ^ -
j——FRAME， 
中2丰 
FIG. 4-20 Block Diagram of Tvpe I Router 
Although there are two registers, drawn at the top of two ABRs, for storing the 
bits following the activity bit and there is a connection between the output of the ABR 
and SDL, it may be noticed that each channel input is directly connected to the SDL. 
This configuration can speed up the processing time and reduce the physical size of 
the router. 
As stated earlier, type I router requires both activity bit and first address bit of 
both channels as inputs. We have used a pre-decoded approach in type I router to 
reduce processing time. The activity bits of both inputs are stored by the two ABRs 
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and the SDL will perform a pre-decoding of the input. The SDL will complete the 
final decoding as soon as the first address bit of both inputs are available. 
A timing diagram illustrating the operation of a type I router is shown in Fig. 4-
21. 





ti t2 t3 t4 t5 





FIG. 4-21 Timing Diagram for Showing The Operation of Tvpe I Router 
At time tj, FRAME pulse appears. It will go through a 2-bit shift register. This 
will delay the FRAME pulse by two clock cycles. 
At time t2, the FRAME pulse appears at the output of the 2-bit input register. 
This pulse will be used to reset the SDL. In addition, it will signal the Output Sup-
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pression Circuit (OSC) to set all the outputs of Outlet ‘0’ and Outlet ‘1’ to zero, 
because no data should exist during a FRAME pulse. At the same time, C3 pulse and 
the activity bits on channels A & B appear at the inputs. The C3 pulse is used to trig-
ger the two ABRs to store the two activity bits. Register C is clocked by the rising 
edge of ¢2, because there is a race condition between C3 and ¢1 as shown in Fig. 4-
22. The time delay x is equal to the propagation delay of D-type FF in last stage of 
Module ‘A，. 
C3 
如 f1 ^  
I I 
- ^ t ^ - ^ — • I 
中2 “ 
FIG. 4-22 Time Delav between C3 Input and Svstem Clock Signals 
Between t2 to t4, SDL decodes the two activity bits (See Fig. 4-21). In our 
example, they are both '1'. No switching action is necessary (See Tbl. 3-1). However, 
contention may happen, depending on the two first address bits. At this moment, 
Activity Bit Inactivating Circuit (ABIC) already knows the situation and is ready to 
modify the appropriate activity bit if necessary. 
At time t4, the two first address bits appear. In our example, they are both ‘0，. It 
is assumed that the previous switching position is bar. Under this situation, the ABIC 
will send a reset signal to the register of Outlet ‘1，(See Tbl. 3-1) to modify the corre-
sponding activity bit to be ‘0，to indicate a mis-routed packet. 
At time t5, the datum from registers A, B & D will appear at the output of router. 
In the following clock cycle, the input signal will pass through this two registers and 
then reach the output. 
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Certainly, if the switching action is necessary for another input pattern, SDL 
will send a switching command to the switching element before t5. 
A complete set of schematic diagrams can be found in App. D. 
4.3.2 T^pe II Router 
4.3.2.1 Block Diagram 
The block diagram of a type II router is a modified version of the block diagram 
of type I router. As shown in Fig. 4-23, most of the blocks are the same as that in type 
I router. 
The first difference is that the clock signals driving Register C and D are inter-




4 " ^ . r r ^ r n 
— 士 ^ A c t i v i t y B i t R e g i s g - ^ ^ Switching L ^ 一丨 1 ^ ' '^' 
二 Determination L _ ^ Switching _ ^ _ • B _ " • T no ir Element Outlet '1' 
* " • Activity Bit Register — h • • L u g i � ^ 
1 ~~I~~T~i T ~ ~ T Output 
n f _ 二 二 」 • • 
^ " Activity Bit Inactivating 
“ • and • 
C 3 I • • • Output Suppression ~ • — — • ! R e g . C ^ - i - ^ f R e g . p | < h ^ Circuits Registers FRAME , • _料本 个 _ ^ 
• 2-bit Input Register • • ^ ~ ^ 
j——FRAME’ <piT 
FIG. 4-23 Schematic Diagram of Tvpe II Router 
The second difference is that we have replaced the registers A and B in type I 
router with an Output Control Circuit (OCC). It is because a type II router will need to 
remove the first address bit of a packet. The extra 1-bit space provided by Register A 
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or B in type I router is no longer needed. After decoding the activity bits and the first 
address bit, SDL will send a switching command to the OCC, which will connect the 
outputs of ABRs (i.e. activity bit) to its outputs. In the next clock cycle, the OCC will 
control to output the 2nd address bit, instead of the 1st address bit. The rest of the cir-
cuit operation is exactly the same as that of a type I router. 
4.4 Block By-Passed Function 
In testing, observability [16] is very important. The block by-pass circuit 
described in this section will enhance the testability of the circuit. Fig�4-24 is a block 
diagram of the front-end of Module 'A'. The four external inputs will go into an input 
framer section (1132) for address duplication. We have included a block by-pass cir-
cuit to enhance the testability of the circuit. A detail block diagram of the input framer 
section is shown in Fig. 4-25. The four external inputs and the four outputs from the 
input framers are multiplexed together by 4MUX1 (115). We can select one of the two 
signals via the control of the multiplexer, which will allow us to input a custom test 
pattern into the circuit without going through the input framer. As stated in the earlier 
section, the function of the input framer is to duplicate the address and activity bit 
seven times. This function will alter the input test pattern which will make this chip 
very difficult to test. The block by-pass circuit will eliminate this testing problem. 
To further enhance the testability of the circuit, we have used a multiplex 
method to double the number of internal probe points without adding extra pads. An 
external block diagram and an internal schematic diagram of the multiplex control cir-
cuit is shown in Fig. 4-26 and Fig. 4-27 respectively. 
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FIG. 4-26 DRIVE&MUX for Multiplexing Testing Points 
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I n this chapter, computer simulation and actual testing results are pre-
sented and compared. We have simulated and verified the functions of 
Module 'A' with Verilog-XL digital simulator before submitting to the 
foundry for fabrication. The computer simulations have two parts, Pre-
Layout Simulation and Post-Layout Simulation. Pre-Layout simulation 
can ensure that the circuit is functional as designed; and Post-Layout sim-
ulation can ensure that the parasitic capacitances from the layout will not 
affect the correct operation of the circuit. 
The actual testing of Module 'A' is performed with HP16500A 
Logic Analysis System. We have used the same testing vectors for simu-
lation and measurement. Thus the testing results can be compared with 
the computer simulation results. 
I 
5.1 Computer Simulation 
We have simulated Module 'A' with three different test patterns, and each 
test pattern consists of 24 different test vectors. A total of 72 separate test 
patterns are used to verify the operation of this circuit. The reason that we 
have used three separate test patterns is because of testing limitations. We 
do not have an integrated circuk tester. All the measurements are per-
formed with a logic analyser. The logic analyser has a limited memory 
and all the test patterns must be manually inputted to the logic analyser. 
Thus, we have separated the test into three separate test patterns. 
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A complete listing of all the testing programs can be found in App. C. The fol-
lowing is a simple version of the test program to illustrate the generation of test vec-
tors using Hardware Description Language (HDL) [ 12] [ 13 ]. 
'timescale 1ns / 1ns 
module test; 
parameter period = 200; 
II Registers Declaration and System Initialisation 
wire C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_l, OUT_2, OUT_3, OUT_4,OUT_5, OUT_6, OUT_7, OUT_8, OUT_9, 0uf_10, 0UT_11, OUT_12, OUT_13, OUT_l4, OUT_15, OUf_16, OUT_17; 
reg C3, CLK, EAO, EA1, EA2, EA3, EBO, EB1, EB2, EB3, FRAME, IAO, IA1, IA2, IA3, 
IA4, IA5, IA6, IA7, ffiO, ffil, ffl2, ffi3, ffi4, ffi5, ffi6, ffi7, RESETB, SO, S1, S2, 
SEL_IF, S_MON; 
reg[4:0] p_count; 
reg[ll:0] CON_l[0:27], CON_2[0:27], pO, p l ; 
MOD_Atop (C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_l, OUT_2, OUT_3, OUT_4, 
OUT_5, OUT_6, OUT_7, OUT_8, OUT_9, OUT_10, OUT_lT, OUT_12, OUT_l3, OUT_14, OUf_15, OlJr_16, OUT_17, C3, CLK, EAO, EA1, EA2, EA3, EBO, EB1, 
EB2, EB3, FRAME, IAO, lAl, IA2, IA3, IA4, IA5, IA6, IA7, ffiO, IB1, IB2, IB3, IB4, 
IB5, IB6, ro7, RESETB, SO, S1, S2, SEL_IF, S_MON); 
II Default verilog stimulus. 
initial begin 
EAO = 0; EBO = 0; EA1 = 0; EB1 = 0; iAo = 0； iBO = 0； iAi = 0； roi = 0; IA2 = 0; IB2 = 0; L\3 = 0; ffi3 = 0; EA2 = 0; EB2 = 0; EA3 = 0; EB3 = 0; IA4 = 0; IB4 = 0; IA5 = 0; IB5 = 0; IA6 二 0; IB6 = 0; LAJ = 0; IB7 = 0; 
C3 = l'bO; CLK=l 'bO; FRAME=l 'bO; RESETB = l'bO; SO=l'bO; S1 = l'bO; S 2 = l ' b 0 ; S E L _ I F = l ' b l ; S_MON=l 'bO; p_count = 0; 
II End of Registers Declaration and System Initialisation 
II Testing Vectors Declaration 
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CON—1 0] = 12'hOD5; CON_2[0] = 12'h43D; CON=l 1] = 12'h6C0; CON_2[l] = 12'hF2C; CON=l 2] = 12'h68F; CON_2[2] = 12'h3EC; CONl l 3] = 12'h28A; CON_2[3] = 12'h731; CON: l 4] = 12'h80F; CON_2[4] = 12'hDD7; CON=l 5] = 12'hECC; CON_2[5] = 12'h463; C0N=1 6] = 12'hF55; CON_2[6] = 12'h8F3; CON: l 7] = 12'hFAD; CON_2[7] = 12'h013; CON=l 8] = 12'h741; CON_2[8] = 12'h6BD; CONl l 9] = 12'h54A; CON_2[9] = 12'hAll; CON: l 10] = 12'hC32; CON_2[10] = 12'hFDB; CON:l 11] = 12'h4DA; CON:2[ l l ] = 12'hD4D; CON=l 12] = 12'h408; CON_2[12] = 12'hD81; CONll[13] = 12'h6AD; CON:2[13] = 12'hCF9; CONll[14] = 12'h98D; CON=2[14] = 12'hOD9; CON:l[15] = 12'h36E; CON_2[15] = 12'hlF2; CON=l[16] = 12'hB4C; CON_2[16] = 12'hEA4; CONll[17] = 12'hl87; CON_2[17] = 12'hCEC; CONll[18] = 12'h7F6; CON_2[18] = 12'h3E7; CON:l[19] = 12'h43A; CON_2[19] = 12'hE02; CON:l [20] = 12'h509; CON_2[20] = 12'h26A; CON:l[21] = 12'h5E8; CON_2[21] = 12'hlAC; CONll[22] = 12'h6E5; CON:2[22] = 12'h3F6; CONll[23] = 12'h795; CON=2[23] = 12'hlEl; CON:l[24] = 12'h4F5; CON:2[24] = 12'hE77; CONll[25] = 12'h047; CON=2[25] = 12'h076; CON:l[26] = 12'hEB0; CON:2[26] = 12'h06F; CONll[27] = 12'hA90; CON=2[27] = 12'hCEC; 
II End of Testing Vectors Declaration 
II Putting Testing Vectors on The Inputs of Module 'A' 
#250 RESETB = 1; #200FRAME=1; #200 FRAME = 0; #200 FRAME = 0; 
for (p_count=0; p_count<28; p_count=p_count+1) begin #200 pO = CON_l[p_count]; pl = CON_2[p_count]; 
if ((p_count % 7)==0) begin C3 = 1 ； end 
else begin C3 = 0; end 
EA0 = p0[0];EA2 = pl[0]; EB0 = p0[l];EB2 = pl[ l] ; EAl=pO[2];EA3=pl[2]; EBl=pO[3];EB3=pl[3]; IA0 = p0[4];IA4 = pl[4]; IBO = pO[5];IB4 = pl[5]; IAl=pO[6];IA5=pl[6]; IBl=pO[7];IB5 = pl[7]; IA2 = pO[8];IA6 = pl[8]; IB2 = pO[9];IB6 = pl[9]; IA3 = p0[10];LAJ = pl[10]; IB3=pO[ll];IB7 = p l [ l l ] ; end end 
always #100 CLK = -CLK; 
endmodule 
List 5-1 VerilQg Program for Inputting Testing Vectors to Module “A， 
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The testing program shown in List 5-1 consists of three parts: First part is for 
registers declaration and system initialization. The Verilog simulator treats all the cir-
cuit inputs as registers. Therefore, all the input registers must be declared at the begin-
ning of the program. Second part of the program is test vector generation. The test 
vector can be generated manually or automatically. In this example, the vectors are 
generated by a random number generation program. The last part of the program is 
assigning the test vectors generated in part two to the input registers declared in part 
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5.2 Actual Chip Testing 
We have received a total of ten packaged devices from the foundry. The devices are 
packaged in 68 pin plastic lead chip carrier (PLCC). A micro-photograph of Module 
'A' is shown in Fig. 5-3. The measurements are performed with a HP16500A Logic 
Analysis System (LAS) as shown in Fig. 5-4 and a custom-made circuit test board. 
The test board consists of a 68 pins PLCC socket, five DIP switches to control the 
internal probing control pins, and power supply pins. A picture of the test board is 
shown in Fig. 5-5. 
The test vectors are manually inputted to the LAS. A typical measured output 
waveforms are shown in Fig. 5-6. 
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FIG. 5-3 Micro-Photograph of Module “A， 
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FIG. 5-6 Example of Measured Output Patterns i 
5.3 Measurement Results 
5.3.1 Functionality 
I 
A summary of the measurement results are tabulated in Tbl. 5-2. As stated in the pre-
vious section, we have simulated and tested Module 'A' with three different test con-
sisting of a total of seventy-two various input patterns. Samples of the three input test 
patterns, simulated and measured outputs are shown in Fig. 5-8 to Fig. 5-13. 
ri!i 
We have tested a total of ten devices, six of them are working properly and 丨1 
passed all the tests. One device (#10) failed test number 1 and three devices (#2, #5, j 
#6) failed all the tests. The failure is most likely caused by fabrication variations. 
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Chip No. P a t t e r n # l Pattern #2 Pattern #3 Remark 
~#I 7 7 7 OK. Good! 
#2 X X X Partially work. 
Stand-by current = 24mA. 
Normal stand-by current = 19mA. 
#3 / / / OK. Good! 
#4 / / / OK. Good! 
#5 X X X Partially work. . 
#6 / X / Damaged. | 
Stand-by current = 133mA. 
- I 
#7 / / / OK. Good! 
#8 / / / OK. Good! 丨 
#9 / / / OK. Good! 
#10 X / / Partially work. ; 
I 
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FIG. 5-8 Actual Measured Output Pattern for Testing Pattern 1 
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FIG. 5-9 Simulation Output Pattem for Testing Pattern 2 
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FIG. 5-10 Actual Measured Output Pattem for Testing Pattern 2 
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FIG. 5-11 Simulation Output Pattern for Testing Pattern 3 
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FIG. 5-12 Actual Measured Output Pattem for Testing Pattern 3 
59 
I 
SIMULATION AND TEST 
5.3.2 Maximum Clock Frequency 
We can not measure the maximum clock frequency of Module ‘A，because of 
the speed limitation of the LAS. Instead, we use the delay ratio (simulated clock-to-
output delay t^  vs measured clock-to-output delay tjJ r| to estimate the maximum 
speed of the circuit. If this ratio is known, we can scale the simulated maximum clock 
frequency to estimate the maximum measured clock frequency. The waveforms 
shown in Fig. 5-13 are simulated output at pins OUT_0 and CLK of Module ‘A，； and 
the waveforms shown in Fig. 5-14 are signals measured by oscilloscope at the same 
pins. All the waveforms are measured with a 12.5MHz clock (which is the limit of the 
LAS). In Fig. 5-13 and Fig. 5-14, the delays are 47.73ns and 59ns respectively. Then 
T| is equal to 47.73+59，or 0.809. From computer simulation, maximum frequency is 
equal to 25MHz^ Thus, the maximum clock frequency of the circuit should be equal 
to 25x0.809MHz，or 20MHz. At this frequency, the system throughput of the 512x512 
ATM switching node is equal 10.24Gb/s. 
RDRUJ |sUflP |Z00M |LEFT |cNTR |RGHT | i ^ j J ^ ^ r 15800.00 100ps A 477 .30 100ps 
I M U M “ _ ^ _ ^ 0 
v t | T /0UT_0 I I I j 
^ z c u < i _ I ~ ~ I _ _ I ~ ~ I _ _ I ~ ~ 1 _ I ~ ~ I _ I ~ ~ 1 _ I ~ ~ _ T ^ n _ _ I ~ ~ L 
GP 2 j , 
GP 3 ； 
GP 4 ； 
FIG. 5-13 Simulated Waveform s h o w i n g Clock-to-Output Delav 
1. The fan-in and the routing capacitance have been taking in account when simulation is carried out. 
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：. I 
• I. • • • 
： ： ： ： l ' : ： ： ； ； ： ： : 
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FIG. 5-14 Measured Waveform showing Clock-to-Output Delav 
5.3.3 Power Dissipation 
In Fig. 5-15, the connection between power supply, testing board, and the LAS is 
shown. This circuit is used to estimate the power consumption of Module 'A'. A 35Q 
resistor is connected between + terminal of the power supply and the V^D of the test-
ing board. The voltage across the resistor are monitored with two channels (CH1 and 
CH2) of a Tektronix TDS320 oscilloscope. 
• 
, Power Supply + 一 
X^~~cm 
35Q 
J , CH2 
Testing Board 
i ^ ~ ~ 
LAS 
FiG. 5-15 Connection Diagram between Power Supplv. Testing Board, and LAS 
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The power measurement is separated into two parts. First part is to measure the 
static power consumption and second part is to measure the dynamic and static power 
consumption [11]. 
First, the external clock is set to zero and the voltage at CH2 is adjusted to 5V 
by varying the power supply to simulate the real operating condition. The voltage val-
ues at CH1 and CH2 are 6.075V and 5.008V respectively. Then the voltage drop 
across the resistor is 6.075-5.008V, or 1.067V. Thus, the total power dissipation Pj 
consumed by the testing board before putting input signal is 1.067^/35, or 32.53mW. 
This power dissipation is due to the static power of the circuit, pull-up resistors on the 
board, and leakage currents at the probes from the LAS. Thus, this is not the true 
power dissipation of Module ‘A，、 
Second, we operate the chip at 12.5MHz. After adjusting the voltage at CH2 
and CH1 (the voltage values are 7.442V for CH1 and 5.048V for CH2), the total 
power dissipation measured under this conditions is equal to 163.75mW. By subtract-
ing this result from the result in the first part, we can obtain the actual dynamic power 
dissipation of the circuit which is equal to 131.2mW. We can also estimate the total 
capacitance loading of Module ‘A，using Eq. 5-1. 
Po = CTotalX^DD><f (Eq.5-1) 
The operating voltage is equal to 5V (VoD), and the clock frequency is 
12.5MHz. From Eq. 5-1，the total capacitance loading of Module ‘A，is approximately 
equal to 420pF. 




I n chapter 2, a512x512 self-routing non-buffering ATM switching node 
is described. The switching node is constructed with sixty-four 16-by-8 
switches and a 512x1024 self-routing non-buffering ATM switch. The 
ATM switch is consisted of eight basic switch blocks. They are connected 
with loop structure. The architecture of each ATM switch block is a dual-
link version of 64x64 divide-and-conquer routing network. Partial decod-
ing of address bits in packet header is the basic algorithm used in this 
design. The architecture is also based on this algorithm. For easy VLSI 
implementation, it is modularized into two chips, Module 'A' and Module 
'B'. The design of module ‘A，is the main content in this report. 
The Module ‘A，has been designed with a 1.0|i,m CMOS standard 
cell technology, which consists of two 12-to-8 concentrators and twelve 
4-by-4 routing cells. The basic building blocks of the concentrator are 
type I and II 2-by-2 sorters; and those of the routing cell are type I and II 
routers. High speed performance and low power consumption have been 
considered throughout the designs of all basic building blocks. The Mod-
ule 'A' is simulated and verified with Verilog-XL digital simulator before 
submitting the design to foreign foundry. The die size is about 7mm x 
7mm, with approximately 120,000 transistors. The design is packaged 
with a 68-pins PLCC. The testing results presented in chapter 5 show that 
the prototype Module 'A' is functional. The actual testing output patterns 
corresponding to three different testing vectors are same as those in com-
puter simulation and human checking. Since the limitation of testing 
equipment, the maximum clock frequency cannot be measured. However, 
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from the computer simulation with fan-in and routing capacitance and the estimation 
method through the delay ratio, the actual maximum clock frequency is estimated to 
be 20MHz. For a 512x512 switching node, the system throughput will be 512 x 20 x 
106，or 10.24Gb/s. The power consumption of Module 'A' at 12.5MHz clock fre-
quency is equal to 131.2mW. 
For building the 512x512 self-routing ATM switching node, not only the Mod-
ule 'A' is needed, but also the Module 'B'. Hence, what we want to do next is to make 
the Module 'B'. Once it is completed, sixty-four Module 'A's and sixty-four Module 
'B's can be connected together on print circuit board to form the switching node. As 
mentioned in introduction, the size of the ATM switching node can be expandable to 
larger size. It can be easily achieved by cascading more routing stages inside the two 
modules. This feature can make it possible to serve thousands of users. 
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BRIEF HISTORY OFATM SWFTCH 
ARCHITECTURE DEVELOPMENT 
1968 Batcher proposed the sorting network [14]; 
1972 Goke and Lipovski introduced Banyan network [15]; 
1984 Huang and Knauer proposed Starlite switch, based on batcher-banyan 
network, which uses a recirculation mechanism for resolving contention 
[16]； 
1986 Huang applied the Starlite approach to an optical implementation [17]; 
Turner designed broadcast packet network [18]; 
1987 CCITT (latterly ITU) selected ATM (fixed-length packet) to be the trans-
fer mode ofthe future B-ISDN [4]; 
Yeh, et.al. designed Knockout switching element [19]; 
Coudrense proposed Coprin switch [20]; 
Hui proposed Moonshine switch [21]; 
1990 CCITT issued a first series of Recommendations specifying the details of 
ATM for use in B-ISDN; 
Henrion proposed Roxanne switching element and the Roxanne switch-
ing fabric [22]; 
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FIG. D-1 ES2 Cadence Design Kit; Overall Design Flow 
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The overall design flow for the ES2 Cadence Design Kit [24] is shown in Fig. D-1. 
The main steps are listed below. 
(1) Design Capture and Functional Simulation 
(1.1) Verilog HDL entry of design elements (optional). 
(1.2) Synthesis/Optimisation of Verilog HDL or schematic elements (optional). 
(1.3) Megacell generation (optional). 
(1.4) Capture of (sub-)schematics. 
(1.5) Inclusion of V0 and supply pads. 
(2) Functional and Fault Simulation, Timing Analysis 
(2.1) Functional and at-speed simulations with Verilog-XL digital simulator. 
(2.2) Timing analysis (optional). 
(2.3) Fault simulation (optional). 
(3) FAST Pre-layout Simulations and Checks 
This step is not mandatory but highly recommended to reduce the risk of correc-
tion loops which would include P&R operations. 
(3.1) ES2toNlf (type in CIW) to create basic information for running simula-
tions and checks. 
(3.2) FAST simulations, using static test vectors and estimated internal delays. 
(3.3) ES2runFast (in CFW) or runfast <top-cell name> (in console) to invoke 
FAST menus. 
(3.4) Within FAST, perform vector translations and checks. 
If the checks show up any problem, this must be corrected before proceed-
ing, possibly requiring design changes and/or stimuli changes. Operations 
(1) and (2) must then be repeated until successful completion. 
D-74 
I 
CADENCE DESIGN FLOW 
(3.5) Within FAST, use pinout to select a package and define the appropriate 
pinout. Then run the SKILL program ES2placeI0 from the CIW to create 
a pad placement file from the result of pinout, for later use in P&R. 
(4) Placement and Routing 
(4.1) Netlist flattening. 
(4.2) Placement of megacells. 
(4.3) Standard cell (and automatic I/O pad) placement. 
(4.4) Re-work of V0 pad placement according to package requirements and 
FAST pinout results. 
(4.5) Add-on of glue cells in corners of V0 rings and at the ends of standard-
cell rows. 
(4.6) Creation of routing channels. 
(4.7) Power grid routing (optional). 
(4.8) Attribution of nets to routing channels (global routing). 
(4.9) Physical creation of connections (detailed routing). 
(4.10)Extract post-layout capacitances. 
(5) Post-layout Simulations and Checks 
(5.1) Verilog simulations, using static test vectors and extracted capacitances. 
(5.2) If the checks reveal any problems, these must be corrected before pro-
ceeding, possibly requiring design changes and/or stimuli changes. Oper-
ations (1) to (5) should then be repeated until successful completion. 
(6) Design Verification 
This step is optional at a customer site. It is always carried out at an ES2 Techni-
cal Support Centre prior to transfer of the design for fabrication. 
(6.1) Macro DRC. 
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(6.2) Macro Extract. 
(6.3) LVS. 
(7) Submission of Design and Fabrication 
(7.1) If the chip is standard cell design, send the whole library and Verilog files 
to CMP. 





C1. Automatic Verilog Simulation Program for Concentrator 
'timescale 100ps / 100ps 
II DUMMY MODULE FOR MAPPING THE OUTPUT OF THE TOP CELL 
module top; 
reg OUTl, OUT2, OUT3, OUT4, Q1, Q2, C3DASH, FRAMEDASH, CLKDASH, CLKB, IN; 
endmodule 
// END OF DUMMY MODULE FOR MAPPING THE OUTPUT OF THE TOP CELL 
II REAL MODULE TO PUT STIMULI AND CHECK AUTOMATICALLY 
module test; 
wire C3DASH_0, C3DASH_1, C3DASH_2, C3DASH_3, FRAMEDASH_0, FRAMEDASH_1, 
FRAMEDASH_2, FRAMEDASH_3, Q0,Q1, Q2, Q3, Q4, Q5, Q6, Q7; 
reg[3:0] Bit_Count, Stage, C3_count; 
reg[7:0] Data [0:25], Data—swapped [0:25], Temp_DataO, Temp_Datal, 
Temp_Data2, Temp_Data3, Temp_Data4, Temp_Data5, Temp_Data6, 
Temp_Data7, Temp_Data8, Temp_Data9, Temp_DatalO, Temp_Datall; 
reg[4:0] Data_flagl, Data_flag2, Data_flag3, Data_flag4; 
reg[12:0] Flagl, Flag2, Flag3, Flag4, Flag5, Header_org[0:4095], Header_swapped[0:4095], Temp; 
reg C3, CLK, EXT_AO, EXT_A1, EXT_BO, EXT_B1, FRAME, INT_AO, INT_A1, 
INT_A2, INT_A3, INT_BO, INT_B1, INT_B2, INT_B3, 
Header_Inject_Flag, RESETB; 
reg[23:0] 0utput[0:4], Temp_Output, Temp_Output_l，Temp_Output_2, 
Temp_Preoutput_l, Temp_Preoutput_2, Con_Output; 
reg[5:0] Line_Status [0:5], Latch_Flag [0:5], Temp_Line_Status, 
Temp_Latch_Flag; 
real Percentage; 
top 11930，110()，111()，112()，I13(), I192(), 114()，115()，116()，117()， 
1180，1190，1200’ 121()，122()，123()’ 124()，125()，126()’ 1155()， 




VERILOG SIMULATION PROGRAMS 
II GET THE INFORMATION ABOUT ROUTING CAPACITANCES AND THEN CHECK THE DESIGN 
initial $get_design("test.top"); 
CONCENTRATOR_NON_INVERT top( C3DASH_0, C3DASH_1, C3DASH_2, C3DASH_3, 
FRAMEDASH_0, FRAMEDASH_1, FRAMEDASH_2, 
FRAMEDASH_3, Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, C3, CLK, 
EXT_AO, EXT_A1, EXT_BO, EXT—Bl，FRAME, INT—AO, INT_A1, 
INT_A2, INT_A3, INT_BO, INT—Bl"，INT—B2, INT_B3, RESETB); 
initial $check_design(); 




RESETB = 0; 
Bit_Count = 4'b0000; 
C3 = l'bO; 
CLK=l 'bO; 
Data[0] = 8'bOOOOOOOO; Data[l] = 8 ' b l l l l l l l l ; 
Data[2] = 8'bOOOOOOOO; Data[3] = 8'bl0101010; 
Data[4] = 8'bOOOOOOOO; Data[5] = 8'b01010101; 
Data[6] = 8'bOOOOOOOO; Data[7] = 8'blOOOOOOO; 
Data[8] = 8'b01000000; Data[9] = 8'b00100000; 
Data[10]= 8'b00010000; Data[ll]= 8'b00001000; 
Data[12]= 8'b00000100; Data[13]= 8'b00000010; 
Data[14]= 8'b00000001; Data[15]= 8'bOOOOOOOO; 
Data[16]= 8'bl 1111111 ； Data[17]= 8'b01111111; 
Data[18]= 8'bl0111111; Data[19]= 8'bl 1011111; 
Data[20]= 8 'b l l 101111; Data[21]= 8'bl 1110111; 
Data[22]= 8'bl 1111011 ； Data[23]= 8'bl 1111101 ； 
Data[24]= 8 'b l l 111110; Data[25]= 8'bl 1111111 ； 
EXT_AO = 0; EXT_BO = 0; EXT_A 1 二 0; EXT_B 1 = 0; 
INT_AO = 0; INT_BO = 0; INT_A1 = 0; INT_B 1 = 0; 
INT_A2 = 0; INT_B2 = 0; INT_A3 = 0; INT_B3 = 0; 
FRAME=l'bO; 
Latch_Flag[0] = 6'bxx0000; Latch_Flag[l] = 6'bxx0000; 
Latch_Flag[2] = 6'b000000; Latch_Flag[3] = 6'b0000xx; 
Latch_Flag[4] = 6'b0x00xx; Latch_Flag[5] = 6'b0000xx; 
Stage = 6; 
II Line_status : 
II0 : Input_A ==> Q1 & Input—B ==> Q2 ； III : Input_A ==> Q2 & Input_B ==> Q1. 
#25 RESETB = 1; 
$display("Simulation is running ，，)； 
II Initialise the Header from 000000000000 to 111111111111 
for ( Flag5 = 0; Flag5 < 4096; Flag5 = Flag5 + 1 ) 
Header_org[Flag5] = Flag5; 
for ( Flag5 = 0; Flag5 < 4096; Flag5 = Flag5 + 1 ) 
Header—swapped [Flag5] = Header_org [Flag5]; 
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II Actual testing begin 
for (Flagl = 0; Flagl < 4095; Flagl = Flagl + 1 ) 
begin 
Percentage = (Flagl / 4095) * 100; 
$display("%f', Percentage, “ percent completed")； 
for ( Flag2 = Flagl + 1; Flag2 < 4096; Flag2 = Flag2 + 1 ) 
begin 
i f (Flagl !=0) 
begin 
Temp = Header_swapped [Flagl]; 
Header_swapped [Flagl] = Header_swapped [Flag2]; 
Header—swapped [Flag2] = Temp; 
end 
#65 RESETB = 0; 
0utput[0] = 24'bxxxxxx000000000000000000; 
Output[l] = 24' bxxxxxxOOOOOOOOOOOOOOOOOO; 
Output[2] = 24'b000000000000000000000000; 
Output[3] = 24'b0000000000000000xxxxxxxx; 
Output[4] = 24'b0000000000000000xxxxxxxx; 
Con—Output = 24'b0000000000000000xxxxxxxx; 
Line_Status[0] = 6'bxx0000;Line_Status[l ] = 6'bxx0000; 
Line_Status[2] = 6'b000000;Line_Status[3] = 6'b0000xx; 
Line_Status[4] = 6'bOxOOxx;Line_Status[5] = 6'b0000xx; 
LATCH—EVEN; 
LATCH_ODD; 
#135RESETB = 1; 
CHECK_EVEN; 
CHECK—ODD; 
for ( Flag3 = 0; Flag3 < 4096; Flag3 = Flag3 + 1 ) 
begin 
#65FRAME=1; 
Latch_Flag[0] = 6'bxx0000;Latch_Flag[l] = 6'bxxOOOO; 
Latch_Flag[2] = 6'bOOOOOO;Latch_Flag[3] = 6'b0000xx; 
Latch_Flag[4] = 6'bOxOOxx;Latch_Flag[5] = 6'b0000xx; 
LATCH—EVEN; 
LATCH—ODD; 
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II Injecting the header bits to all inputs. 
#65 EXT_AO = Temp[ll]; EXT_BO = Temp[10]; 
EXT_A1 = Temp[9]; EXT_B1 = Temp[8]; 
INT_AO = Temp[7]; INT_BO = Temp[6]; 
INT_A1 = Temp[5]; INT_Bl=Temp[4]; 
INT—A2 二 Temp[3]; INT—B2 = Temp[2]; 
INT_A3 = Temp[l]; INT—B3 = Temp[0]; 
if (C3_count == 8) 
begin 
FRAME = 1; C3_count = 0; 
end 
LATCH_EVEN; 
II Header_Inject_Flag is to suppress 
II the first C3 pulse after the header injection. 
Header_Inj ect_Flag = 1; 
Temp_Line_Status = Line_Status[0]; 





Line_Status[0] = Temp_Line_Status; 
Latch_Flag[0] = Temp_Latch_Flag; 
LATCH_ODD; 
#135 EXT_AO = 0; EXT_BO = 0; EXT_A 1 = 0; EXT_B 1 = 0; 
INT_AO = 0; INT—BO = 0;INT_A1 = 0; INT_B1 = 0; 
INT—A2 = 0; INT_B2 = 0;INT_A3 = 0; INT_B3 = 0; 
C3 = 0; 
CHECK_EVEN; 
CHECK_ODD; 
II Different sequences of the selected data patterns 
II are controlled by the following loops. 
II Initialise the data pattern 
for ( Data_flag3=0; Data_flag3 < 26; Data_flag3 = Data_flag3 + 1) 
Data_swapped[Data_flag3] = Data[Data_flag3]; 
for ( Data_flag3=0; Data_flag3 < 25; 
Data_flag3 = Data_flag3 + 1) 
begin 
for( Data_flag4 = Data_flag3+1 ； Data_flag4<26; 
Data_flag4 = Data_flag4 + 1) 
begin 
if ( Data_flag3 != 0) 
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begin 
Temp_Datal = Data_swapped[Data_flag3]； 
Data_swapped[Data_flag3] = Data_swapped[Data_flag4]； 
Data_swapped[Data_flag4] = Temp_Datal; 
end 
for (Data_flagl=0; Data_flagl<15; 
Data_flag 1 =Data_flag 1+1) 
begin 
Temp_DataO = Data_swapped[Data_flag 1 ]； 
Temp_Datal = Data_swapped[Data_flag 1+1 ]； 
Temp_Data2 = Data_swapped[Data_flag 1+2]； 
Temp_Data3 = Data_swapped[Data_flag 1+3]； 
Temp_Data4 = Data_swapped[Data_flag 1 +4]； 
Temp_Data5 = Data_swapped[Data_flag 1+5]； 
Temp_Data6 = Data_swapped[Data_flag 1+6]； 
Temp_Data7 = Data_swapped[Data_flag 1 +7]； 
Temp_Data8 = Data_swapped[Data_flag 1+8]； 
Temp_Data9 = Data_swapped[Data_flag 1+9]； 
Temp_DatalO = Data_swapped[Data_flag 1+10]； 
Temp_Datal 1 = Data_swapped[Data_flag 1+11 ]； 
for (Bit_Count=7; Bit_Count!=15; 
Bit_Count=Bit_Count-1 ) 
begin 
II The datum are input to the circuit bit by bit. 
#65 EXT_AO = Temp_DataO[Bit_Count]; 
EXT_BO = Temp_Data 1 [Bit_Count]； 
EXT_Al=Temp_Data2[Bit_Count]; 
EXT_Bl=Temp_Data3[Bit_Count]; 
INT—AO = Temp_Data4[Bit_Count]； 
INT_BO = Temp_Data5 [Bit_Count]； 
INT_A1 = Temp_Data6[Bit_Count]; 
INT_B 1 = Temp_Data7[Bit_Count]； 
INT_A2 = Temp_Data8[Bit_Count]； 
INT_B2 = Temp_Data9[Bit_Count]； 
INT_A3 = Temp_Data 10[Bit_Count]； 
INT_B3 = Temp_Datal 1 [Bit_Count]; 
if ((Bit—Count == 7) && (Header_Inject_Flag == 0)) 
begin 
C3 = 1; C3_count = C3_count + 1; 
if (C3_count == 8) 
begin 
FRAME = 1; C3_count = 0; 
end 
end 
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II The switching statuses of all even blocks are evaluated here. 
//UPDATE_EVEN; 
II Stage 2 
Temp_Output_ 1 = 0utput[0]； 
if(Temp_Output_l[13] == 1) 
begin 
Temp_Line_Status = Line_Status[l]; 
Temp_Latch_Flag = Latch_Flag[l]; 
UPDATE_STATUS(Temp_Output_l[ 15], Temp_Output_l[ll],3); 
UPDATE_STATUS(Temp_Output_l [14]’ Temp_Output_l [ 10]，2); 
UPDATE_STATUS(Temp_Output_l[6],Temp_Output_l[2],l); 
UPDATE_STATUS(Temp_Output_l [7], Temp_0utput_l[3],0); 
Line_Status[l] = Temp_Line_Status; 
Latch_Flag[ 1 ] = Temp_Latch_Flag; 
end 
II Stage 4 
Temp_Output_l = Output[2]; 
if (Temp_Output_l[13] == 1) 
begin 
Temp_Line_Status = Line_Status[3]; 
Temp_Latch_Flag = Latch_Flag[3]; 
UPDATE_STATUS(Temp_Output_l[23],Temp_Output_l[19],5); 
UPDATE_STATUS(Temp_Output_l[22], Temp_Output_l[ 18],4); 
UPDATE_STATUS(Temp_Output_l[ 15], Temp_Output_l[7],3); 
UPDATE_STATUS(Temp_Output_l[ll],Temp_Output_l[3],2); 
Line_Status[3] = Temp_Line_Status; 
Latch_Flag[3] = Temp_Latch_Flag; 
end 
II Stage 6 
Temp_Output_l = Output[4]; 
if (Temp_Output_l [ 13] == 1) 
begin 
Temp_Line_Status = Line_Status[5]; 
Temp_Latch_Flag = Latch_Flag[5]; 
UPDATE_STATUS_LAST(Temp_Output_l[23],Temp_Output_l[15],5); , 
UPDATE_STATUS_LAST(Temp_Output_l [22], Temp_Output_l [10],4); 
UPDATE_STATUS_LAST(Temp_Output_l[19],Temp_Output_l[14],3); 
UPDATE_STATUS_LAST(Temp_Output_l[ 18], Temp_Output_l[l l],2); 
Line_Status[5] = Temp_Line_Status; 
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II The switching statuses of all odd blocks are evaluated here. 
//UPDATE_ODD; 
II Stage 1 
i f ( C 3 = = l ) 
begin 
Temp_Line_Status = Line_Status[0]; 
Temp_Latch_Flag = Latch_Flag[0]; 
UPDATE_STATUS(INT_AO,INT_BO,3); 
UPDATE_STATUS(INT_A 1 ,INT_B 1,2); 
UPDATE_STATUS(INT_A2,INT_B2,1); 
UPDATE_STATUS(INT_A3,INT_B3,0); 
Line_Status[0] = Temp—Line—Status; 
Latch_Flag[0] = Temp_Latch_Flag; 
end 
II Stage 3 
Temp_Output_l =Output[l]; 
if (Temp_Output_l[13] == 1) 
begin 
Temp_Line_Status = Line_Status[2]; 
Temp_Latch_Flag = Latch_Flag[2]; 
UPDATE_STATUS(EXT_AO,EXT_BO,5); 
UPDATE_STATUS(EXT_A 1 ,EXT_B 1，4); 




Line_Status[2] = Temp_Line_Status; 
Latch_Flag[2] = Temp_Latch_Flag; 
end 
// Stage 5 
Temp_Output_l = Output[3]; 
if (Temp_Output_l [ 13] == 1) 
begin 
Temp_Line_Status = Line_Status[4]; 
Temp_Latch_Flag = Latch_Flag[4]; 
UPDATE_STATUS(Temp_Output_l[22],Temp_Output_l[19],5); 
UPDATE_STATUS(Temp_Output_l[14],Temp_Output_l[10],3); 
UPDATE_STATUS(Temp_Output_l[ 15], Temp_Output_l[ll],2); 
Line_Status[4] = Temp_Line_Status; 
Latch_Flag[4] = Temp_Latch_Flag; 
end 
LATCH_ODD; 
#135 EXT_AO = 0; EXT_BO = 0; EXT_A1 = 0; 
EXT—Bl 二 0; INT—AO = 0; INT_BO = 0; 
INT_A1 = 0; INT_B1 = 0; INT_A2 = 0; 
INT_B2 = 0; INT_A3 = 0; INT_B3 = 0; 
C3 = 0; 
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II Restore the "Header_swapped'‘ and "Data_swapped" for next round. 
for ( Flag4 = 0; Flag4 < 4096; Flag4 = Flag4 + 1 ) 
Header_swapped [Flag4] = Header_org [Flag4]; 
for ( Flag4 = 0; Flag4 < 26; Flag4 = Flag4 + 1 ) 







II * Task “LATCH—ODD’’ is to latch the outputs of odd stages * 
II * according to the switching status in each cell. * 
/ / * * 




II Latching the output of stage 5 
Temp_Line_Status = Line_Status[4]; 
Temp_Preoutput_l = Output[3]; 
Temp_Output = Output[4]; 
case(Temp_Line_Status[5]) 
l'bO : Temp_0utput[23:20] ={Temp_Preoutput_l[22], Temp_Preoutput_l[ 19], 
Temp_Preoutput_l [21:20]}； 
l ' b l : Temp_0utput[23:20] ={Temp_Preoutput_l[19], Temp_Preoutput_l[22], 
Temp_Preoutput_l [21:20]}； 
endcase 
Temp_Output[19:16] = {Temp_Preoutput_l[23], Temp_Preoutput_l [ 18:16]}； 
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case(Temp_Line_Status[3]) 
l'bO : Temp_Output[15:12] ={Temp_Preoutput_l[14], Temp_Preoutput_l[10], 
Temp_Preoutput_l [ 13:12]}； 
l ' b l : Temp_Output[15:12] = {Temp_Preoutput_ 1 [ 10], Temp_Preoutput_ 1 [ 14], 
Temp_Preoutput_l [ 13:12]}； 
endcase 
case(Temp_Line_Status[2]) 
l'bO : Temp_Output[ll:8] = {Temp_Preoutput_ 1 [ 15], Temp_Preoutput_l[ll], 
Temp_Preoutput_l [9:8]}； 
l ' b l : Temp_Output[ll:8] = {Temp_Preoutput_l[ll], Temp_Preoutput_l[15], 
Temp_Preoutput_l [9:8]}； 
endcase 
Output[4] = Temp_Output; 
II Latching the output of stage 3 
Temp_Line_Status = Line_Status[2]; 
Temp_Preoutput_l = Output[l]; 
Temp_Output = Output[2]; 
case(Temp_Line_Status[5]) 
l'bO : Temp_0utput[23:20] = {EXT_AO,EXT_BO,Temp_Preoutput_ 1 [ 17:16]}； 
l ' b l : Temp_0utput[23:20] = {EXT_BO,EXT_AO,Temp_Preoutput_ 1 [ 17:16]}； 
endcase 
case(Temp_Line_Status[4]) 
l'bO : Temp_Output[19:16] = {EXT_A 1 ,EXT_B 1 ,Temp_Preoutput_l[ 17:16]}； 
l ' b l : Temp_Output[19:16] = {EXT_B 1 ,EXT_Al,Temp_Preoutput_l[ 17:16]}； 
endcase 
case(Temp_Line_Status[3]) 
l'bO : Temp_Output[15:12] ={Temp_Preoutput_l[15],Temp_Preoutput_l[6], 
Temp_Preoutput_ 1 [ 13:12]}； 
l ' b l : Temp_Output[15:12] = {Temp_Preoutput_l[6],Temp_Preoutput_l[ 15], 
Temp_Preoutput_l [ 13:12]}； 
endcase 
case(Temp_Line_Status[2]) 
l'bO : Temp_Output[ll:8] = {Temp_Preoutput_ 1 [ 14],Temp_Preoutput_ 1 [7], 
Temp_Preoutput_l [9:8]}； 




l'bO : Temp_Output[7:4] = {Temp_Preoutput_l[l l],Temp_Preoutput_l[2], 
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case(Temp_Line_Status[0]) 
l'bO : Temp_0utput[3:0] = {Temp_Preoutput_ 1 [ 10],Temp_Preoutput_ 1 [3], 
Temp_Preoutput_l [ 1:0]}； 
l ' b l : Temp_0utput[3:0] = {Temp_Preoutput_l[3],Temp_Preoutput_l[10], 
Temp_Preoutput_l [ 1:0]}； 
endcase 
Output[2] = Temp—Output; 
II Latching the output of stage 1 
II Note that only 4 blocks are in this stage. 
Temp_Line_Status = Line_Status[0]; 
Temp—Output = 0utput[0]; 
Temp_Output[23:18] = 6'bxxxxxx; 
Temp_Output[17:16] = {C3,FRAME}; 
case(Temp_Line_Status[3]) 
l'bO : Temp_Output[15:12] = {INT_AO,INT_BO,C3,FRAME}； 
l ' b l : Temp_Output[15:12] = {INT_BO,INT_AO,C3,FRAME}； 
endcase 
case(Temp_Line_Status[2]) 
l'bO : Temp_Output[ll:8] = {INT_Al,INT_B 1 ,C3,FRAME}; 
l ' b l : Temp_Output[ll:8] = {INT_B 1 ,INT_A 1 ,C3,FRAME}； 
endcase 
case(Temp_Line_Status[l ]) 
l'bO : Temp_Output[7:4] = {INT_A2,INT_B2,C3,FRAME}; 
l ' b l : Temp_Output[7:4] = {INT_B2,INT_A2,C3,FRAME}； 
endcase 
case(Temp_Line_Status[0]) 
l'bO : Temp_0utput[3:0] = {INT_A3,INT_B3,C3,FRAME}； 
l ' b l : Temp_0utput[3:0] = {INT_B3,INT_A3,C3,FRAME}； 
endcase 
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H * * * H e * * 5 t ! s t ! * s l ! * * * * * * * * * * * * * * * 5 | < * * * * * * s N * s | e * : | < * * * * * s | e s t ! * * * * H s s N 9 N * * * * s K * > N * 
// * Task "LATCH_EVEN" is to latch the outputs of even stages * 
II * according to the switching status in each cell. * 
/ / * * 
II * No input is required. * 
U s H * H s * * * * * > H * * H < * * * * H < * * * * * * * * * H < * * 5 | 5 * * * * > N * * * * * 5 l s s k * H < * * * * * * * * * > N * * * * N s 
task LATCH_EVEN; 
begin 
II Latching the output of stage 6 
Temp_Line_Status = Line_Status[5]; 
Temp_Preoutput_ 1 = Output[4]; 
case(Temp_Line_Status[5]) 
l'bO : Con_0utput[23:20] = {Temp_Preoutput_l[23], Temp_Preoutput_ 1 [ 15], 
Temp_Preoutput_l [21:20]}； 




l'bO : Con_Output[19:16] = {Temp_Preoutput_ 1 [22], Temp_Preoutput_ 1 [ 10], 
Temp_Preoutput_l [ 17:16]}； 
l 'b l : Con_Output[19:16] = {Temp_Preoutput_ 1 [ 10], Temp_Preoutput_l[22], 
Temp_Preoutput_l [ 17:16]}； 
endcase 
case(Temp_Line_Status[3]) 
l'bO : Con_Output[15:12] = {Temp_Preoutput_ 1 [ 19], Temp_Preoutput_ 1 [ 14], 
Temp_Preoutput_l [ 13:12])； 
l 'b l : Con_Output[15:12] = {Temp_Preoutput_l[14], Temp_Preoutput_l[19], 
Temp_Preoutput_l [ 13:12]}； 
endcase 
case(Temp_Line_Status[2]) 
l'bO : Con_Output[ll:8] = {Temp_Preoutput_ 1 [ 18], Temp_Preoutput_l[ll], 
Temp_Preoutput_l [9:8]}； 
1 'bl : Con_Output[ 11:8] = {Temp_Preoutput_l[ 11], Temp_Preoutput_l[ 18], 
Temp_Preoutput_l [9:8]}； 
endcase 
Con_0utput[7:0] = Temp_Preoutput_l [7:0]; 
II Latching the output of stage 4 
Temp_Line_Status = Line_Status[3]; 
Temp_Preoutput_l = Output[2]; 
Temp—Output = Output[3]; 
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case(Temp_Line_Status[5]) 
l'bO : Temp_0utput[23:20] ={Temp_Preoutput_l[23], Temp_Preoutput_l[19], 
Temp_Preoutput_l [21:20]}； 




l'bO : Temp_Output[19:16] = {Temp_Preoutput_l[22], 
Temp_Preoutput_l [ 18:16]}； 
l ' b l : Temp_Output[19:16] = {Temp_Preoutput_l[ 18], 
Temp_Preoutput_ 1 [22] ’ Temp_Preoutput_ 1 [ 17:16]}； 
endcase 
case(Temp_Line_Status[3]) 
l'bO : Temp_Output[15:12] = {Temp_Preoutput_l[ 15], Temp_Preoutput_l[7], 
Temp_Preoutput_l [ 13:12]}； 
l ' b l : Temp_Output[15:12] ={Temp_Preoutput_l[7], Temp_Preoutput_l[15], 
Temp_Preoutput_l [ 13:12]}； 
endcase 
case(Temp_Line_Status[2]) 
l'bO : Temp_Output[ll:8] = {Temp_Preoutput_l[l 1], Temp_Preoutput_l[3], 
Temp_Preoutput_l [9:8]}； 
l ' b l : Temp_Output[ll:8] = {Temp_Preoutput_l[3], Temp_Preoutput_l[l 1], 
Temp_Preoutput_l [9:8]}； 
endcase 
Temp_0utput[7:0] = Temp_Preoutput_l [7:0]; 
Output[3] = Temp_Output; 
II Latching the output of stage 2 
II Note that only 4 blocks are in this stage. 
Temp—Line—Status = Line_Status[l ]； 
Temp_Preoutput_l = 0utput[0]; 
Temp_Output = Output[l]; 
Temp_Output[17:16] = Temp_Preoutput_l[17:16]; 
case(Temp_Line_Status[3]) 
l'bO : Temp_Output[15:12] = {Temp_Preoutput_l[15], Temp_Preoutput_l[ll], 
Temp_Preoutput_l [ 13:12]}； 
l ' b l : Temp_Output[15:12] = {Temp_Preoutput_l[ll], Temp_Preoutput_l[15], 
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case(Temp_Line_Status[2]) 
l'bO : Temp_Output[ll:8] = {Temp_Preoutput_ 1 [ 14],Temp_Preoutput_ 1 [ 10:8]}； 




l'bO : Temp_Output[7:4] = {Temp_Preoutput_l[6], Temp_Preoutput_l[2], 
Temp_Preoutput_l [5:4])； 




l'bO : Temp_0utput[3:0] = {Temp_Preoutput_l[7], Temp_Preoutput_l[3], 
Temp_Preoutput_l [ 1:0]}； 
l ' b l : Temp_0utput[3:0] = {Temp_Preoutput_l[3], Temp_Preoutput_l[7], 
Temp_Preoutput_l [ 1:0]}； 
endcase 




II * Task "UPDATE_STATUS" is to update the status word of a stage, * 
II * except the last stage, according to the input. Before calling * 
II * this task, corresponding Line_Status and Latch_Flag must be * 
II * loaded into Temp_Line_Status and Temp_Latch_Flag respectively. * 
/ / * * 
II * Syntax : UPDATE_STATUS([Output_A],[Output_B],[Block Number]) * 
〃氺氺*氺氺*氺氺氺*氺氺*氺氺*氺氺氺*氺氺氺氺氺氺氺氺氺氺氺氺5(«*氺**氺氺3|(氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺 
task UPDATE—STATUS; 
input Local_Output_A, Local_Output_B; 
input [2:0] Local_Block; 
reg Local_Temp; 
begin 
Local—Temp = Temp_Latch_Flag[Local_Block]； 
if (Local_Temp == 0) 
begin 
case( {Local_Output_A,Local_Output_B}) 
2'b00 : begin 
Temp_Line_Status[Local_Block] = Temp_Line_Status[Local_Block]; 
Temp_Latch_Flag[Local_Block] = 0; 
end 
2'b01 : begin 
Temp_Line_Status[Local_Block] = 0; 
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2 ' b l 0 : begin 
Temp_Line_Status[Local_Block] = 1 ； 
Temp_Latch_Flag[Local_Block] = 1; 
end 
2 'b l l :begin 
Temp_Line_Status[Local_Block] = Temp_Line_Status[Local_Block]; 






U * s H * * * * * * H c * * H s * * * * * s H * * H s * * H s * * * * * * > N = | ! 5 f s * * * * s l ! * * * * * * * * * * * * 5 | < H s * * * * * * * * * * * * : l s * * * * 
II * Task "UPDATE_STATUS_LAST' is to update the status word of the * 
II * last stage, according to the input. Before calling this task, * 
// * the corresponding Line_Status and Latch_Flag must be loaded * 
II * into Temp_Line_Status and Temp_Latch_Flag respectively. * 
/ / * * 
II * Syntax : UPDATE_STATUS_LAST([Output_A],[Output_B],[Block Number])* 
u *氺氺^«氺氺氺氺氺*氺氺氺氺*氺氺氺氺*氺氺氺氺*氺氺氺氺氺氺*氺**氺**氺*氺氺氺***氺氺*氺氺*氺***氺氺氺氺氺氺氺氺氺*氺* 
task UPDATE_STATUS_LAST; 
input Local_Output_A, Local_Output_B ； 
input [2:0] Local_Block; 
reg Local_Temp; 
begin 
Local_Temp = Temp_Latch_Flag[Local_B lock]； 
if (Local_Temp == 0) 
begin 
case( {Local_Output_A,Local_Output_B}) 
2'b00 : begin 
Temp_Line_Status[Local_B lock] = Temp_Line_Status[Local_Block]； 
Temp_Latch_Flag[Local_Block] = 0; 
end 
2'b01 : begin 
Temp_Line_Status[Local_Block] = 0; 
Temp_Latch_Flag[Local_Block] = 1; 
end 
2'bl0 : begin 
Temp_Line_Status[Local_B lock] = 1; 
Temp_Latch_Flag[Local_Block] = 1; 
end 
2 'b l l : begin 
Temp_Line_Status[Local_Block] = 0; 
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U氺氺氺氺*氺氺氺氺氺氺5|5水*氺；(：氺氺氺氺氺氺氺**氺***氺氺氺氺*氺水*氺氺氺氺氺氺氺氺氺氺**氺氺氺氺氺氺氺氺：^氺氺氺氺本氺氺氺 
II * Task “CHECK—ODD” is to check the output of odd stage whether * 
// * it is as same as the one traced by this program. * U * * // * No input is required. * 
U氺氺氺氺5^*氺氺氺氺氺本氺氺氺氺氺氺氺氺氺氺^：氺5|!氺氺氺氺*本氺氺氺**氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺氺**水氺氺氺氺氺氺氺氺*氺氺 
task CHECK—ODD; 
reg [23:0] Stage—Output; 
reg [5:0] Local_Bit_Count; 
begin 
II odd stages have new output. 
Temp_Output_l = 0utput[0]; 
Stage_Output= {6'bxxxxxx,top.Il 93.0UT1 ,top.1193 .OUT2, 
top.IlO.Ql,top.IlO.Q2,top.IlO.C3DASH,top.IlO.FRAMEDASH, 
top.111 .Q1 ,top.Il 1 .Q2,top.Il 1 .C3DASH,top.Il 1 .FRAMEDASH, 




$display("Error !!!!! Stage 1 has an error :，，)； 
$display("Traced output is %b", Temp_Output_l [23:20], 
“ %b", Temp_Output_l[19:16]," %b", Temp_Output_l[15:12], 
“%b", Temp_Output_l[l 1:8]，，，%b", Temp_Output_l [7:4], 
“ %b", Temp_0utput_l[3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“ %b", Stage_Output[19:16]," %b", Stage_Output[15:12], 




Temp_Output_l = Output[2]; 





top.I21 .Ql,top.I21 .Q2,top.I21 .C3DASH,top.I21.FRAMEDASH}； if (Stage_Output!=Temp_Output_l) 
begin 
$display("Error !!!!! Stage 3 has an error :，，)； 
$display("Traced output is %b", Temp_0utput_l[23:20], 
“ %b", Temp_Output_l[19:16]," %b", Temp_Output_l[15:12], 
“ %b", Temp_Output_l[ll:8]," %b", Temp_Output_l[7:4], 
“%b", Temp_0utput_l[3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“%b", Stage_Output[19:16]," %b", Stage_Output[15:12], 
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Temp_Output_l = Output[4]; 







$display("Error !!!!! Stage 5 has an error :，，)； 
$display("Traced output is %b", Temp_Output_l[23:20], 
“%b", Temp_Output_l[19:16]," %b", Temp_Output_l[15:12], 
“ %b", Temp_Output_l[ll:8]," %b", Temp_Output_l[7:4], 
“ %b", Temp_0utput_l[3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“ %b", Stage_Output[19:16]," %b", Stage_Output[15:12], 
“ %b", Stage_Output[ll:8]," %b", Stage_Output[7:4], 






// * Task "CHECK_EVEN" is to check the output of even stage whether * 
II * it is as same as the one traced by this program. * 
// * * 
II * No input is required. * 
task CHECK_EVEN; 
reg [23:0] Stage_Output; 
begin 
II even stages have new output. 
Temp_Output_l =Output[l]; 
Stage_Output={6'bxxxxxx,top.I192.0UTl,top.I192.0UT2, 
top.114.Q1 ,top.Il 4.Q2,top.Il 4.C3DASH,top.I14.FRAMEDASH, 
top.115.Q1 ,top.115.Q2,top.115.C3DASH,top.Il 5 .FRAMEDASH, 




$display("Error ！ ！ ！ ！ ！ Stage 2 has an error :”)； 
$display("Traced output is %b", Temp_Output_l [23:20], 
“%b", Temp_Output_l[19:16]," %b", Temp_Output_l[15:12], 
“ %b", Temp_Output_l[ll:8]," %b", Temp_Output_l[7:4], 
“ %b", Temp_Output_l [3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“%b", Stage_Output[19:16]," %b", Stage_Output[15:12], 
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$display("Error ！ ！ ！ ！ ！ Stage 4 has an error :，，)； 
$display("Traced output is %b", Temp_Output_l[23:20], 
“ %b", Temp_Output_l[19:16]," %b", Temp_Output_l[15:12], 
“ %b", Temp_Output_l[ll:8]," %b", Temp_Output_l[7:4], 
“ %b", Temp_0utput_l[3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“%b", Stage_Output[19:16]," %b", Stage_Output[15:12], 
“ %b", Stage_Output[ll:8]," %b", Stage_Output[7:4], 










$display("Error ！ ！ ！ ！ ！ Stage 6 has an error :，，)； 
$display("Traced output is %b", Con_0utput[23:20], 
“%b", Con_Output[19:16]," %b", Con_Output[15:12], 
“ %b", Con_Output[ll:8]," %b", Con_Output[7:4], 
“%b", Con_0utput[3:0]); 
$display("But the circuit output is %b", Stage_0utput[23:20], 
“ %b", Stage_Output[19:16]," %b", Stage_Output[15:12], 
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C2. Verilog Simulation Program 1 for Module ‘A， 
'timescale 1ns / 1ns 
module test; . 
parameter period = 200; 
wire C3_OUT, FRAME—OUT, IF_OUT, OUT_0, OUT_l, OUT_2, OUT_3, OUT_4, OUT_5, 
OUT_6, OUT_7, O U T j , OUT_9, OUT_10, 0UT_11, OUT_12, OUT_13, OUT_14, 
OUT_15, OUt_16, OUt_17; 
reg C3, CLK, EAO, EA1, EA2, EA3, EBO, EB1, EB2, EB3, FRAME, IAO, IA1, IA2 ，IA3, IA4, IA5, IA6, IA7, IBO, IB1, IB2, IB3, IB4, IB5, IB6, IB7, 
RESETB, SO, S1，S2, SEL_IF, S_MON; 
reg[4:0] p_count; 
reg[ll:0] CON_l[0:27], CON_2[0:27], pO, pl; 
MOD_A top (C3_OUT, FRAME_OUT, IF_OUT, OUT—0，OUT_l, OUT_2, OUT_3, OUT_4, 
OUf_5, OUT_6, OUT_7, OUT_8, OUT_9, OUT_IO, OUT_l 1，OUf_12, OUT_13, OUT_14, OUf_15, OUT_16, OUT_17, C3, CLK, EAO, EA1, EA2, EA3, EBO, EBl,EB2, EB3, FRAME, IAO, IA1, IA2, IA3, IA4, IA5, IA6, IA7, IBO, IB1, IB2, IB3, IB4, IB5, IB6, IB7, RESETB, SO, S1, S2, SEL_IF, S_MON); 
II Default verilog stimulus. 
initial begin 
EAO = 0; EBO = 0; EA1 = 0; EB1 = 0; IAO = 0; IBO = 0; IA1 = 0; IB1 = 0; IA2 = 0; IB2 = 0; IA3 = 0; IB3 = 0; EA2 = 0; EB2 = 0; EA3 = 0; EB3 = 0; IA4 = 0; IB4 = 0; IA5 = 0; IB5 = 0; IA6 = 0; IB6 = 0; IA7 = 0; IB7 = 0; 
C3 = l'bO; CLK=l'bO; FRAME=l'bO; RESETB = l'bO; SO=l'bO; S1 = l'bO; S2=l ' b0 ; SEL_IF=l 'b l ; S_MON=l'bO; p_count = 0; 
CON_l[0] = 12'hOD5; CON_2[0] = 12'h43D; CON_l[l] = 12'h6C0; CON_2[l] = 12'hF2C; CON_l[2] = 12'h68F; CON_2[2] = 12'h3EC; CON_l[3] = 12'h28A; CON_2[3] = 12'h731; CON_l[4] = 12'h80F; CON_2[4] = 12'hDD7; CON_l[5] = 12'hECC; CON_2[5] = 12'h463; CON_l[6] = 12'hF55; CON_2[6] = 12'h8F3; CON_l[7] = 12'hFAD; CON:2[7] = 12'h013; CON_l[8] = 12'h741; CON_2[8] = 12'h6BD; CON_l[9] = 12'h54A; CON_2[9] = 12'hAll; CON_l[10] = 12'hC32; CON_2[10] = 12'hFDB; CON_l[l 1] = 12'h4DA; CON_2[l 1] = 12'hD4D; CON_l[12] = 12'h408; CON_2[12] = 12'hD81; CON_l[13] = 12'h6AD; CON_2[13] = 12'hCF9; 
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CON_l[14] = 12'h98D; CON_2[14] = 12'hOD9; 
CON_l[15] = 12'h36E; CON_2[15] = 12'hlF2; 
CON_l[16] = 12'hB4C; CON_2[16] = 12'hEA4; 
CON_l[17] = 12'hl87; CON_2[17] = 12'hCEC; CON_l[18] = 12'h7F6; CON_2[18] = 12'h3E7; 
CON_l[19] = 12'h43A; CON_2[19] = 12'hE02; 
CON_l[20] = 12'h509; CON_2[20] = 12'h26A; 
CON_l[21] = 12'h5E8; CON_2[21] = 12'hlAC; 
CON_l[22] = 12'h6E5; CON_2[22] = 12'h3F6; 
CON_l[23] = 12'h795; CON_2[23] = 12'hlEl; 
CON_l[24] = 12'h4F5; CON_2[24] = 12'hE77; 
CON_l[25] = 12'h047; CON_2[25] = 12'h076; 
CON_l[26] = 12'hEB0; CON_2[26] = 12'h06F; 
CON_l[27] = 12'hA90; CON_2[27] = 12'hCEC; 
#250 RESETB = 1; #200FRAME=1; #200 FRAME = 0; #200 FRAME = 0; 
for (p_count=0; p_count<28; p_count=p_count+1) 
begin 
#200 pO = CON_l[p_count]; pl = CON_2[p_count]; 
if ((p_count % 7)==0) begin C3 = 1 ； end else begin C3 = 0; end 
EAO = p0[0]; EA2 = pl[0]; EBO = pO[l]; EB2 = pl[l]; EAl=pO[2]; EA3 = pl[2]; EBl=pO[3]; EB3 = pl[3]; IA0 = p0[4]; IA4 = pl[4]; 
IBO = pO[5]; IB4 = pl[5]; IAl=pO[6]; IA5 = pl[6]; IBl=pO[7]; IB5 = pl[7]; IA2 = pO[8]; IA6 = pl[8]; IB2 = pO[9]; IB6 = pl[9]; IA3 = p0[10]; IA7 = pl[10]; IB3 = pO[ll]; IB7 = pl[ l l ] ; 
end 
end 
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C2. Verilog Simulation Program 1 for Module ‘A， 
'timescale 1ns / 1ns 
module test; 
parameter period = 200; 
wire C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_l，OUT_2, OUT_3, OUT_4, OUT_5, 
OUT_6, OUT_7, OUT_8, OUT_9； OUT_10, OUT_ll, OUT_12, OUT.fS, OUT_14, 
OUT_15, OUf_16, OUT_17; 
reg C3, CLK, EAO, EA1, EA2, EA3, EBO, EB1, EB2, EB3, FRAME, IAO, IA1, IA2 
,IA3, IA4, IA5, IA6, IA7, IBO, IB1, IB2, IB3, IB4, IB5, IB6, IB7, 
RESETB, SO, S1, S2, SEL_IF, S_MON; 
reg[4:0] p—count; 
reg[ll:0] CON_l[0:27], CON_2[0:27], pO, pl; 
MOD_A top (C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_l, OUT_2, OUT_3, OUT_4, 
OUf_5, OUT_6, OUT_7, OUT_8, OUT_9, OUT_JO, OUT_l 1, OUf_12, OUt_13, 
OUT_14, OUf_15, OUT_16, OUT_17, C3, CLK, EAO, EA1, EA2, EA3, EBO, 
EB1, EB2, EB3, FRAME, IAO, IA1, IA2, IA3, IA4, IA5, IA6, IA7, IBO, 
IBl,IB2, IB3, IB4, IB5, IB6, IB7, RESETB, SO, S1, S2, SEL_IF, 
S_MON); 
II Default verilog stimulus. 
initial 
begin 
EAO = 0; EBO = 0; EA1 = 0; EB1 = 0; IAO = 0; IBO = 0; IA1 = 0; IB1 = 0; IA2 = 0; IB2 = 0; IA3 = 0; IB3 = 0; EA2 = 0; EB2 = 0; EA3 = 0; EB3 = 0; IA4 = 0; IB4 = 0; IA5 = 0; IB5 = 0; IA6 = 0; IB6 = 0; IA7 = 0; IB7 = 0; 
C3 = l'bO; CLK=l 'bO; FRAME=l'bO; RESETB = l'bO; SO=l'bO; S1 = l'bO; S 2 = l ' b 0 ; SEL_IF= l 'b l ; S_MON=l'bO; p_count = 0; 
CON_l[0] = 12'hD86; CON_2[0] = 12'h5E4; CON_l[l] = 12'h040; C0N_2[1] = 12'h487; CON_l[2] = 12'h68F; CON:2[2] = 12'h3EC; CON_l[3] = 12'h28A; CON_2[3] = 12'h731; CON_l[4] = 12'h80F; CON:2[4] = 12'hDD7; 
CON_l[5] = 12'h868; CON=2[5] = 12'h369; CON_l[6] = 12'hF55; CON_2[6] = 12'h8F3; CON_l[7] = 12'hEEC; CON=2[7] = 12'hDAD; CON_l[8] = 12'h741; CON_2[8] = 12'h6BD; CON_l[9] = 12'h54A; CON_2[9] = 12'hAll; CON_l[10] = 12'hACE; CON:2[10] = 12'hFCC; CON_l[l l] = 12'h888; CONl2[ll] = 12'h999; CON_l[12] = 12'h408; CONl2[12] = 12'hD81; CON_l[13] = 12'h6AD; CON:2[13] = 12'hCF9; CON_l[14] = 12'h98D; CON:2[14] = 12'hOD9; 
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CON_l[15] = 12'h36E; CON_2[15] = 12'hlF2; 
CON_l[16] = 12'hB4C; CON_2[16] = 12'hEA4; 
CON_l[17] = 12'hl87; CON_2[17] = 12'hCEC; CON_l[18] = 12'h7F6; CON_2[18] = 12'h3E7; 
CON_l[19] = 12'h43A; CON_2[19] = 12'hE02; CON_l[20] = 12'h509; CON_2[20] = 12'h26A; CON_l[21] = 12'h5E8; CON_2[21] = 12'hlAC; 
CON_l[22] = 12'h6E5; CON_2[22] = 12'h3F6; 
CON_l[23] = 12'h795; CON_2[23] = 12'hlEl; CON_l[24] = 12'h4F5; CON_2[24] = 12'hE77; 
CON_l[25] = 12'h047; CON_2[25] = 12'h076; 
CON_l[26] = 12'hEB0; CON_2[26] = 12'h06F; CON_l[27] = 12'hA90; CON_2[27] = 12'hCEC; 
#250 RESETB = 1; #200 FRAME=1; #200 FRAME = 0; #200 FRAME = 0; 
for (p_count=0; p_count<28; p_count=p_count+1) 
begin 
#200 pO = CON_l[p_count]; pl = CON_2[p_count]; 
if ((p_count % 7)==0) begin C3 = 1 ； end else begin C3 = 0; end 
EAO = p0[0]; EA2 = pl[0]; EBO = pO[l]; EB2 = pl[l]; EAl=pO[2]; EA3 = pl[2]; 
EBl=pO[3]; EB3 = pl[3]; IAO = pO[4]; IA4 = pl[4]; IBO = pO[5]; IB4 = pl[5]; IAl=pO[6]; IA5 = pl[6]; IBl = pO[7]; IB5 = pl[7]; IA2 = pO[8]; IA6 = pl[8]; IB2 = pO[9]; IB6 = pl[9]; IA3 = p0[10]; IA7 = pl[10]; IB3 = pO[ll]; IB7 = pl[ l l ] ; 
end 
end 




VERILOG SIMULATION PROGRAMS 
C2. Verilog Simulation Program 1 for Module ‘A， 
'timescale 1ns / 1ns 
module test; 
parameter period = 200; • 
wire C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_l，OUT_2, OUT_3, OUT_4, OUT_5, 
OUT_6, OUT_7, OUT_8, OUT_9, OUT_10, 0UT_11, OUT_12, OUT_f3, OUT_14, 
OUT_15, OUf_16, OUT_17; 
reg C3，CLK, EAO, EAl,EA2, EA3, EBO, EB1, EB2, EB3, FRAME, IAO, IA1, IA2 ，IA3, IA4, IA5, IA6, IA7, IBO, IB1, IB2, IB3, IB4, IB5, IB6, IB7, 
RESETB, SO, S1, S2, SEL_IF, S_MON; 
reg[4:0] p_count; 
reg[ll:0] CON_l[0:27], CON_2[0:27], pO, pl; 
MOD_A top (C3_OUT, FRAME_OUT, IF_OUT, OUT_0, OUT_ 1，OUT_2, OUT_3, OUT_4, 
OUf_5, OUT_6, OUT_7, OUT_8, OUT_9, OUT_JO, OUT_ll, OUf_12, OUT_13, OUT_14, OUT_15, OUt_16, OUT_17, C3, CLK, EAO, EA1, EA2, EA3, EBO, EBl,EB2, EB3, FRAME, IAO, IAl,IA2, IA3, IA4, IA5, IA6, IA7, IBO, IB1, IB2, IB3, IB4, IB5, IB6, IB7, RESETB, SO, S1, S2, SEL_IF, S_MON); 
II Default verilog stimulus. 
initial 
begin 
EAO = 0; EBO = 0; EA1 = 0; EB1 = 0; IAO = 0; IBO = 0; IA1 = 0; IB1 = 0; IA2 = 0; IB2 = 0; IA3 = 0; IB3 = 0; EA2 = 0; EB2 = 0; EA3 = 0; EB3 = 0; IA4 = 0; IB4 = 0; IA5 = 0; IB5 = 0; IA6 = 0; IB6 = 0; IA7 = 0; IB7 = 0; 
C3 = l'bO; CLK=l 'bO; FRAME=l'bO; RESETB=l'bO; SO=l'bO; S1 = l'bO; S 2 = l ' b 0 ; SEL_IF = l 'b l ; S_MON=l'bO; p_count = 0; 
CON_l [0] = 12'hA26; CON_2[0] = 12'h280; CON_l[l] = 12'hBF4; C0N"2[1] = 12'h6CE; CON_l[2] = 12'h3FC; CON"2[2] = 12'h041; CON_l[3] = 12'hF7F; CON:2[3] = 12'hl61; CON_l[4] = 12'hE5C; CON:2[4] = 12'hBB8; CON_l[5] = 12'hl3B; CONl2[5] = 12'h96E; CON_l[6] = 12'hBB9; CON:2[6] = 12'hC98; CON_l[7] = 12'h284; CON:2[7] = 12'h7E4; CON_l[8] = 12'h7FB; CON:2[8] = 12'h43C; CON_l[9] = 12'h4AB; CON_2[9] = 12'h2El; CON_l[10] = 12'h5F2; CON"2[10] = 12'hDE6; CON_l[l l] = 12'hD3E; CON"2[ll] = 12'h955; CON_l[12] = 12'hD6D; CON_2[12] = 12'hl44; CON_l[13] = 12'hCA8; CON"2[13] = 12'hOA6; CON_l[14] = 12'h33C; CON=2[14] = 12'hA47; 
E-98 
• 
VERILOG SIMULATION PROGRAMS 
CON_l[15] = 12'h039; CON_2[15] = 12'h9B5; 
CON_l[16] = 12'hB02; CON_2[16] = 12'h99F; 
CON_l[17] = 12'h738; CON_2[17] = 12'h751; 
CON_l[18] = 12'hAlE; CON_2[18] = 12'hAEA; CON_l[19] = 12'h467; CON_2[19] = 12'hF6A; CON_l[20] = 12'hOBC; CON_2[20] = 12'h7FE; CON_l[21] = 12'h448; CON_2[21] = 12'hOF8; 
CON_l[22] = 12'h567; CON_2[22] = 12'hC34; 
CON_l[23] = 12'h20F; CON_2[23] = 12'h4CC; CON_l[24] = 12'hl51; CON_2[24] = 12'hB88; 
CON_l[25] = 12'h937; CON_2[25] = 12'h687; CON_l[26] = 12'h065; CON_2[26] = 12'hOFD; 
CON_l[27] = 12'hA89; CON_2[27] = 12'h6C9; 
#250 RESETB = 1; #200 FRAME = 1; #200 FRAME = 0; #200 FRAME = 0; 
for (p_count=0; p_count<28; p_count=p_count+1) 
begin 
#200 pO = CON_l[p_count]; pl = CON_2[p_count]; 
if ((p_count % 7)==0) begin C3 = 1 ； end else begin C3 = 0; end 
EA0 = p0[0]; EA2 = pl[0]; EBO = pO[l]; EB2 = pl[l]; EAl=pO[2]; EA3 = pl[2]; EBl=pO[3]; EB3 = pl[3]; IA0 = p0[4]; IA4 = pl[4]; IBO = pO[5]; IB4 = pl[5]; IAl = pO[6]; IA5 = pl[6]; IBl=pO[7]; IB5 = pl[7]; IA2 = pO[8]; IA6 = pl[8]; IB2 = pO[9]; IB6 = pl[9]; IA3 = p0[10]; IA7 = pl[10]; IB3 = pO[ll]; IB7 = pl[ l l ] ; 
end 
end 
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